**CS224 - Spring 2023 - Lab #5**

**Implementing the MIPS Processor with Pipelined Microarchitecture**

**Dates (TAs) - (Tutor(s))**:

Section 1: Mon, 15 May, 8:30-12:20 in EA-Z04 (Deniz, Ece) - (Berkan)  
Section 2: Wed, 10 May, 13:30-17:20 in EA-Z04 (Sepehr, Pouya) - (Berkan, Ege )  
Section 3: Tue, 9 May, , 13:30-17:20 in EA-Z04 (Onur, Utku) - (Talay )  
Section 4: Fri, 12 May, Fri 8:30-12:20 in EA-Z04 (Sanaz, Soheil) - (Eren )

Section 5: Wed, 10 May, 8:30-12:20 in EA-Z04 (Navid, Onur) - (Yarkın )  
Section 6: Fri, 12 May, 13:30-17:20 in EA-Z04 (Sanaz, Soheil) - (Yarkın )

**TA Name (email address: @bilkent.edu.tr): Section (hours)**

Ece Kunduracıoğlu (e.kunduracioglu@): Section 1 (Mon 08:30-10:30)

Deniz Uzel (deniz.uzel@): : Section 1 (Mon 08:30-10:30)

Navid Ghamari (navid.ghamari@): Section 2 (Wed 13:30-15:30)

Onur Yıldırım (o.yildirim@): Section 3 (Tue 13:30-17:30)

Pouya Ghahramanian ( ghahramanian@): Section 2 (Wed 13:30-17:30)

Sanaz Gheibuni (sanaz.gheibuni@): Section 4 (Fri 08:30-12:30), Section 6 (Fri 13:30-15:30)

Sepehr Bakhshi (sepehr.bakhshi@): Section 2 (Wed 13:30-17:30)

Soheil Abadifard (soheil.abadifard@): Section 4 (Fri 08:30-12:30), Section 6 (Fri 13:30-15:30)

Utku Gülgeç (utku.gulgec@): Section 3 (Tue 13:30-17:30)

**Tutor Name (email address: @ug.bilkent.edu.tr): Section (hours)**

Berkan Şahin (berkan.sahin@): Section 1 (Mon 08:30-10:20) & Section 2 (Wed 13:30-15:20)

Hasan Ege Tunç (hasan.tunc@): Section 2 (Wed 13:30-17:20)

Atak Talay Yücel (talay.yucel@): Section 3 (Tue 13:30-17:20)

Mehmet Eren Balasar (eren.balasar@): Section 4 (Fri 08:30-12:20)

Hasan Yarkın Kurt (yarkin.kurt@): Section 5 (Wed 08:30-10:20) & Section 6 (Fri 13:30-15:20)

**Purpose**: In this lab you will implement and test a pipelined MIPS processor using the digital design engineering tools (SystemVerilog HDL, Xilinx Vivado and FPGA, Digilent BASYS3 development board). To do this, you will need to add pipeline registers, forwarding MUXes, a hazard unit, etc to your datapath, and of course make the control pipelined as well. You will be provided a skeleton SystemVerilog code for the Pipelined MIPS processor and fill the necessary parts to make it work. Then, you will synthesize them and demonstrate on the BASYS3 board.

**Summary**

**Part 1 (50 points)**: Preliminary Work: Design Report with Pipeline hazards evaluation and preparing test programs in MIPS.

**Part 2 (50 Points):** Lab Work: Implementation and simulation of the MIPS-lite pipelined processor.

**[REMINDER!]** In this lab, we assume SystemVerilog knowledge, since you all took CS223 – Digital Design. If you are not familiar with these, please get used to them as soon as possible

Note try, study, and aim to complete lab part at home before coming to the lab.

**DUE DATE OF PART 1 (PRELIMINARY WORK): May 9, Tuesday, 12:30 PM (SAME FOR ALL SECTIONS)**

**No late submission will be accepted**.

**a.** Please upload your programs of preliminary work to Moodle by **12:30 PM on Tuesday, May 9th.**

**b.** Please note that the Moodle submission closes sharp at 12:30 PM and no late submissions will be accepted. You can make resubmissions before the system closes, so do not wait the last moment. Submit your work earlier and change your submitted work if necessary. Note that only the last submission will be graded.

**c.** Do not send your work by email attachment they will not be processed. They have to be in the Moodle system to be processed.

**d .** You will need to submit a report file (in pdf).

**e.** Report filename: **StudentID\_FirstName\_LastName\_SecNo\_PRELIM\_LabNo\_Report.pdf.** Only a PDF file is accepted. Any other form of submission receives 0 (zero).

**DUE DATE PART 2 (LAB WORK): (different for each section) YOUR LAB DAY**

1. You have to demonstrate your lab work to your TA for grading. Do this by **12:00** in the morning lab and by **17:00** in the afternoon lab. Your TAs may give further instructions on this. If you wait idly and show your work last minute, your work may not be graded.
2. At the conclusion of the demo for getting your grade, you will **upload your Lab Work** to the Moodle Assignment, for similarity testing by MOSS. See Part 6 below for details.
3. Aim to finish all of your lab work before coming to the lab, but make sure that you upload your work after making sure that your work is analyzed by your TA and/or you are given the permission by your TA to upload.

**If we suspect that there is cheating we will send the work with the names of the students to the university disciplinary committee.**

Provide following five lines at the top of your submission for preliminary and lab work (make sure that you include the course no. CS224, important for ABET documentation).

CS224

Lab No.

Section No.

Your Full Name

Bilkent ID

**Make sure that you identify what is what at the beginning of each program by using proper comments.**

**Part 1. Preliminary Work (50 points)**

**Important Notes**

1. **Assume that all Inputs are Correct**. In all lab works, if it is not explicitly stated, you may assume that program inputs are correct.

In this part you will prepare a Design Report in PDF format named as:

**StudentID\_StudentFirstName\_StudentLastName\_SecNo\_LabNo\_REPORT.pdf**

At the end of this lab, you will have implemented the pipelined MIPS architecture that can be seen in the file that is provided as **PipelineDatapath.PNG** and extended it with one of the instructions you implemented in Lab 4 (see Lab4 assignment). Notice that **there is an early branch prediction in this pipeline**. Hence, the branch resolution is done in the Decode stage. Note also that there is no jump instruction implemented as well. Your Design Report should contain the following items:

1. Cover page, with university name, department name, and course name and number at the top, “Design Report”, Lab # (e.g. 5), Section #, and your name and ID# in the middle, and the date of your lab at the bottom.
2. **[10 points]** The list of all hazards that can occur in this pipeline. For each hazard, give its type (data or control), its specific name (“compute-use” “load-use”, “branch” etc.), the pipeline stages that are affected.
3. **[10 points]** For each hazard, give the solution (forwarding, stalling, flushing, combination of these), and explanation of what, when, how
4. **[10 points]** Give the logic equations for each signal output by the hazard unit, as a function of the input signals that come to the hazard unit. This hazard unit should handle all the data and control hazards that can occur in your pipeline (listed in b) so that your pipelined processor computes correctly.
5. **[20 points]** Think about extending the pipelined processor with the instruction corresponding to your section on the table given below. The instructions are either identical or very similar to the ones you implemented in Lab 4. Write down all hazards the new instruction can cause, and their solutions. You can refer to the hazards you listed in Part 1-b if some of them also occur with the new instruction. Then, for each hazard you listed, write a small test program in MIPS assembly that will show whether the pipelined processor is working even in the presence of the hazard. You should also write a test program with no hazards. The tests should verify that the new instruction works correctly under any circumstances. **Note that, your design should avoid stalls if it is possible to use forwarding. Any kind of extra stall unnecessarily will cause you to lose points.**

|  |  |
| --- | --- |
| Section | MIPS instructions |
| 1 | lui |
| 2 | rol |
| 3 | rol |
| 4 | lui |
| 5 | jal |
| 6 | jr |

Table 1: Section-wise distribution of the new instructions

**lui:** This I-type instruction loads the value in the imm field to the most significant 2 bytes of RF[rt]. The two least significant bytes are set to 0. Example: lui $t0, 0x1001

**rol:** This R-type instruction left rotates RF[rs] by the amount specified by the shamt field of the instruction. Left rotation is similar to shifting a binary value left, except the bits that would be lost during shifting are placed to the right. The result is stored in RF[rd]. Example: rol $s0, $s1, 5. **Note:** You can assume that the rt field of the instruction is 0b00000 while assembling the test programs in Part 2 of the lab.

**jal:** This J-type instruction calculates the jump address identically to the **j** instruction, but it also stores PC + 4 in the $ra register. Example: jal 40.

**jr:** This R-type instruction jumps to the location specified in the RF[rs] register. Example: jr $ra. **Note:** You can assume that the rt and rd fields of the jr instruction are 0b00000.

**Part 2. Lab Work (50 points)**

**For the lab work, you only need to submit resulting code file in the txt format.**

**Simulation of the pipelined MIPS-lite processor (35%)**

1. **[20 points]** You are given a skeleton SystemVerilog code for your pipelined MIPS processor in the file PipelineSkeleton.txt The skeleton code is essentially a working single-cycle processor but with some empty modules corresponding to the pipeline registers and the hazard unit. Two of the pipeline register modules are filled to provide an example implementation. Fill the pipeline registers and connect them to the existing datapath to convert the single-cycle processor to a pipelined processor. You don’t need to follow the skeleton code point by point. You can modify the structure of the skeleton code as you wish, or implement the processor from scratch as long as it works. Note that in the skeleton code register file is initialized to 0 on reset. That effectively means all register values are set to 0 at the beginning.

Then, write a SystemVerilog testbench file to simulate and test your pipelined MIPS processor. You may assemble and use your own tests or use the test codes given in the **SampleTestsForHazards.txt** file. Verify that your pipelined MIPS processor works correctly, even in the presence of hazards.

*If you are writing your own tests, you can use a student-written assembler tool available online to help you quickly implement your test programs (https://bsahin.xyz/misc/mips). Remember that the goal of testing is to verify that all the instructions are fully working, and that all the instructions are working even in the presence of hazards.*

1. **[15 points]** Now you can extend your processor with theinstruction assigned to your section in Table 1. Implement the instruction on the pipelined MIPS processor that you have completed in Part 2-a. You may utilize your design from Lab4. You are free to modify your previous design or come up with a completely new design. Be careful about the new hazards your extensions may introduce. You may or may not need to modify the Hazard Unit. **Hint: Try to design and implement the instructionsin a way that it does not introduce a lot of new hazards, and prefer forwarding over stalling the CPU whenever possible.**

Simulate and test your extended processor using the codes you have written in Part 1-e. Verify that thenew instruction, as well as all the original instructions, works correctly, even in the presence of hazards.

c) When you have studied the simulation results and can explain, for any instruction, the values of PC, instruction, writedata, dataaddr, regwrite and the memwrite signal, then call the TA, show your simulation demo and answer questions for grade.   The purpose of the questions is to determine your knowledge level and test your ability to explain your demo, the SystemVerilog code and the reasons behind it, and to see if you can explain what would happen if certain changes were made to it.  **To get full points from the Oral Quiz, you must know and understand everything about what you have done.**

**Implementation and Testing with BASYS3 (15%)**

In previous sections, you have designed and implemented an extension for pipelined MIPS-lite processor and simulated your design. In this section, by programming your implementation into BASYS3 FPGA, you will witness that your code represents a real working processor.

a) First, you should consider the following: BASYS3 has a default clock with 100 MHz frequency. So, if you execute your test code with the default clock, the changes will not be observable. To slow down the execution to an observable rate, the clock signal should be hand-pushed, to be under user control. One clock pulse per push and release means one instruction is fetched-decoded-executed. Similarly the reset signal should be under hand-pushed user control. So these two inputs of the top module need to come from push buttons, and to be debounced and synchronized.

The memwrite and regwrite outputs of the top module (along with any other control signals that you want to bring out for viewing) can go to LEDs, but the other 32-bit outputs should go to the 7-segment display, in order to be viewed in a human-understandable way. As 7-segment is not large enough to display all 32-bit signals, you should only send the low-order bits of PC and dataadr to 7-segment display. [Consider why it isn’t necessary to see all 32 bits of these busses, just the low-order bits are enough.]

In view of the above, create a new top-level SystemVerilog module, to model the system that contains an instantiation of the MIPS computer (in module top), as well as 2 instantiations of pulse\_controller module (for hand-pushed clock and reset signals), and 1 instantiation of display\_controller module (to display values in 7-segment display). You can find these modules under the lab folder. **Hint:** You will find most of the information you need in header comments of the modules.

Your system should include some hand-pushed signals coming from push buttons, and some anode and cathode outputs going to the 7-segment display unit on the BASYS3 board, and memwrite and regwrite (and possibly other outputs) going to LEDs.

b) Make the constraint file that maps the inputs and outputs of your top-level SystemVerilog model to the inputs (100 MHz clock and pushbutton switches) and outputs (AN, SEG and DP signals to the 7-segment display, and memwrite and regwrite going to LEDs) of the BASYS3 board and its FPGA.  **Hint:** You can find a base constraint file for the BASYS3 board here: <https://raw.githubusercontent.com/Digilent/digilent-xdc/master/Basys-3-Master.xdc> You can modify this file to create your constraint file instead of writing it from scratch [You can download the file by right clicking and selecting “Save Page As…” or the equivalent option in your browser].

c) Now program your implementation on the BASYS3 board, and test it. Make sure that the values displayed on BASYS3 are the same as the ones you obtained during simulations. When the newinstruction is working correctly in hardware, and all 9 of the old instructions are also still working, call the TA and show it for grade. The purpose of the questions is to determine your knowledge level and test your ability to explain your demo, the SystemVerilog code and the reasons behind it, and to see if you can explain what would happen if certain changes were made to it.  **To get full points from the Oral Quiz, you must know and understand everything about what you have done.**

**Aim to complete the lab part at home before coming to the lab.**

**Part 6. Submit Your Code for MOSS Similarity Testing**

1. Submit your Lab Work MIPS codes for similarity testing to Moodle.
2. You will upload one file. Use filename **StudentID\_FirstName\_LastName\_SecNo\_LAB\_LabNo.txt**
3. Only a NOTEPAD FILE (TXT file) is accepted. No TXT file upload means you get 0 from the lab. Please note that we have several students and efficiency is important.
4. *Even if you didn’t finish, or didn’t get the SystemVerilog codes working, you must submit your code to the Moodle Assignment for similarity checking.*
5. Your codes will be compared against all the other codes in the class, by the MOSS program, to determine how similar it is (as an indication of plagiarism). So be sure that the code you submit is code that you actually wrote yourself!

**Part 7. Cleanup**

1. After saving any files that you might want to have in the future to your own storage device, erase all the files you created from the computer in the lab.
2. When applicable put back all the hardware, boards, wires, tools, etc where they came from.
3. Clean up your lab desk, to leave it completely clean and ready for the next group who will come.

**Part 8. Lab Policies (Reminder)**

1. You can do the lab only in your section. Missing your section time and doing in another day is not allowed.
2. As indicated in Lab1: Attendance is mandatory and the preliminary work is graded only if you submit your lab work with the observation/permission of your TA.
3. The questions asked by the TA will have an effect on your lab score.
4. Lab score will be reduced to 0 if the code is not submitted for similarity testing, or if it is plagiarized. MOSS-testing will be done, to determine similarity rates. Trivial changes to code will not hide plagiarism from MOSS—the algorithm is quite sophisticated and powerful. Please also note that obviously you should not use any program available on the web, or in a book, etc. since MOSS will find it. The use of the ideas we discussed in the classroom is not a problem.
5. You must be in lab, working on the lab, from the time lab starts until your work is finished and you leave.
6. No cell phone usage during lab.
7. Internet usage is permitted only to lab-related technical sites.
8. For labs that involve hardware for design you will always use the same board provided to you by the lab engineer.