
Archi_2017_Project_2

104062206 蔡鎮宇

Flow chart:



IF:

Decode current line of instruction.Including inst.name,inst.rs,inst.rd,inst.rt......

The store the result into Simulator::IF ID.inst.

ID:

- 1. Set inst to Simulator::IF_ID.inst.
- 2. If STALLED, set Simulator::IF_ID.inst. to NOP.
- Forwarding (The process of check forwarding is done in previous cycle so here we only need to use the result), If inst.fwdrs or inst.fwdrt is true, then Data.Rs(t) = Simulator::MEM_WB.ALU_result otherwise it's Simulator::reg[inst.rs(t)].
- Set Simulator::ID_EX.RegWrite , Simulator::ID_EX.MemRead Simulator::ID_EX.WriteDes to corresponding values.

EX: for LW: the sequence is (true,true,inst.rt).

- 5. If the inst involves jump or branch, it sets Simulator::Branch_taken, Simulator::Branch_PC to corresponding value. It also checks if the Branch_PC is numovf. The Branch and Flush are done in main.
- Set Simulator::ID_EX().inst as the inst now and set the Simulator::ID_EX.RegRs = DataRs;
 Simulator::ID_EX.RegRt = DataRt;

EXE():

- 1. Set inst to Simulator::ID_EX.inst.
- 2. Forwarding, again we use the result from previous cycle.

```
if (!Simulator::isBranch(inst)) {
    if (inst.fwdrs)
    {
        DataRs = Simulator::MEM_WB.Data;
        if (inst.fwdrs_EX_DM_from)
            DataRs = Simulator::WB_AFTER.ALU_result;
    }
    else
        DataRs = Simulator::ID_EX.RegRs;
    if (inst.fwdrt)
    {
        DataRt = Simulator::MEM_WB.Data;
        if (inst.fwdrt_EX_DM_from)
            DataRt = Simulator::WB_AFTER.ALU_result;
    }
    else
        DataRt = Simulator::ID_EX.RegRt;
}
```

inst.fwdrs(t)_EX_DM_from means if we need to forward from MEM_WB,
if true then we pass the value in DataRs(t) =
Simulator::WB_AFTER.ALU_result; if not we forward from EX_MEM
(DataRs(t) = Simulator::MEM_WB.Data)

- 3. Then we do the execution steps(ALU calculate).
- 4. Then we pass the result and inst to Simulator::EX MEM.

DM()

- 1. Set inst to Simulator::EX_MEM.inst.
- 2. This stage is to load/write the memory just as Project1.
- 3. Then we pass inst to Simulator:MEM_WB.inst.

WB()

- 1. Set inst to Simulator::MEM_WB.inst.
- 2. Write back to the register that we changed.
- 3. Pass ALU_result and Data to Simulator::WB_AFTER.ALU_result.
 This is used to forward MEM/WB to EX.

NextStage()

```
We call <a href="mailto:checkfwdinID(Simulator::IF_ID.inst">checkfwdinEX(Simulator::ID_EX.inst</a>)

checkstall(Simulator::IF_ID.inst), they actually play an important role in PrintCycle().
```

checkfwdinID()

- 1. This is only used when Branch.
- 2. If Simulator::IF_ID.inst is a Branching inst then we do the check otherwise we wont.
- If EX_MEM writes, not reading and the destination = Simulator::IF_ID.inst.rs
 then RsData = Simulator::EX_MEM.ALU_result;
 Simulator::IF ID.inst.fwdrs = true;
- 4. If not, Simulator::IF_ID.inst.fwdrs = false; and we also need to check Simulator::MEM_WB if it writes and destination = Simulator::IF_ID.inst.rs We need to set RsData = Simulator::MEM_WB.ALU_result depending on its type (This is to solve loading issue).
- 5. Same for rt expect inst can't be a jump inst.
- 6. Then we check RsData and RtData for branching condition, then we set Simulator::Flush = (Branching) ? true : false;
- Keep in mind this only check fwd in next stage and the Flush detect is used in PrintCycle, the actual branching and flushing is handled in main.

checkfwdinEX()

- 1. This checks if we forward from MEM/WB or EX/MEM.
- 2. If Simulator::ID_EX.inst isn't branching or MFLO(HI) or HALT Then we check for forward in EX.
- 3. We check If EX_MEM writes,not reading and the destination = Simulator::ID_EX.inst.rs and Simulator::ID_EX.inst.name isn't "SLL" "SRA" "LUI" (:: their rs is don't care) then Simulator::ID_EX.inst.fwdrs = true; Simulator::ID_EX.inst.fwdrs_EX_DM_from = false;

- 4. For rt it's pretty much the same except if **type is I TYPE**, we only care about "SW" "SB" "SH" (: for other I type inst we don't depend on rt), otherwise it works the same as rs.
- 5. Then we consider forward from MEM/WB, it works pretty much as same as the previous two checks except it checks MEM_WB instead of EX_MEM and if the previous two checks have already forward a thing then it won't forward in order to prevent double harzard.

checkstall()

- 1. This is to check whether it will stall on next stage.
- 2. If Simulator::IF_ID.inst isn't MFLO(HI), then we check if it's branch, if false then we check if Simulator::ID_EX.MemRead and the destination is Simulator::IF_ID.inst.rs or rt.
- If Simulator::IF_ID.inst.rs = Simulator::ID_EX.WriteDes and Simulator::IF_ID.inst.name isn't "SLL" "SRL" "SRA" "LUI" ('.' their rs is don't care) then Simulator::Stall = true; (looks familiar with previous one)
- 4. If Simulator::IF_ID.inst.rt = Simulator::ID_EX.WriteDes it's pretty much the same except if type is I TYPE, we only care about "SW" "SB" "SH" ('.' for other I type inst we don't depend on rt), otherwise it works the same as rs. (looks familiar with previous one)
- 5. If it's branch,then we check Simulator::ID_EX.RegWrite if it writes and the destination is Simulator::IF_ID.inst.rs and Simulator::IF_ID.inst depends on it (not type J),then Stall = true;
 For rt,pretty much the same as above except it considers bgtz,jal,jr,j('.' rt is don't care)
- 6. If Simulator::EX_MEM.MemRead=true(load/save) and its write destination is Simulator::IF_ID.inst.rs(rt) , Stall must be TRUE.

My testcase:

```
PC = 0x00000008
         lw $1,0x0000($0)
 3
         lw $2,0x0008($0)
 4
         nop
         nop
 6
         nop
         mult $1,$2
                            //mult test
 8
         nop
 9
         add $3,$1,$2
         sub $3,$3,$1
                            //0x00611822
        multu $3,$3
11
                            //double harzard
                            //0x00001812
12
         mflo $3
13
         bne $3,$3,0x0001
                            //0x14630001
14
         sub $3,$3,$1
                            //double harzard
15
         sub $3,$3,$1
16
         sub $3,$3,$1
17
         add $0,$3,$3
18
         beq $3,$3,0x0000
19
         nop
20
         nop
21
        nop
22
         sub $3,$3,$3
                             //0x00631822
23
         nop
                             //0x14630000
24
         bne $3,$3,0x0000
25
         bne $3,$3,0x0000
                             //0x14630000
26
    |#test addi largest ovf
27
    | lw $1,0x0000($0)
28
         addi $1,$1,0x7FFF
29
     |#test addi smallest ovf
     | lw $1,0x0008($0)
31
         addi $1,$1,0x8000
     |#test largest positive sub smallest negative overflow
       lw $1,0x0000($0)
34
         lw $2,0x0008($0)
35
        sub $1,$1,$2
     |#test largest positive sub overflow
36
37
     | lw $1,0x0000($0)
38
        lw $2,0x0000($0)
39
        sub $1,$1,$2
40
     |#test smallest negative sub overflow
41
     | lw $1,0x0008($0)
42
         lw $2,0x0008($0)
43
        sub $1,$1,$2
     |#test smallest negative add overflow
        lw $1,0x0008($0)
45
```

```
#jump to boundary then jump back to execute next instruction
 92
          jr $4
 93
 94
          halt
 95
          halt
 96
          #test every writeto0
 97
          add $0,$0,$0
 98
          addu $0,$0,$0
          sub $0,$0,$0
 99
100
          and $0,$0,$0
101
          or $0,$0,$0
          xor $0,$0,$0
103
          nor $0,$0,$0
104
          nand $0,$0,$0
          slt $0,$0,$0
106
          srl $0,$0,0X0000
          sra $0,$0,0X0000
          mult $1,$1
108
109
          multu $1,$1
          mfhi $0
          mult $1,$1
112
          addi $0,$1,0xffff
113
          addiu $0,$1,0xffff
             $0,0x0000($0)
114
          lw
115
               $0,0x0000($0)
          lh
               $0,0x0000($0)
116
          1 hu
          1b
               $0,0x0000($0)
118
          lbu
               $0,0x0000($0)
               $0,0x0000
119
          lui
          andi
               $0,$1,0xffff
          ori
                $0,$1,0xffff
                $0,$1,0xffff
          nori
          slti
                 $0,$1,0xffff
124
          #test branch
          addi $2,$0,0x0000
126
      ||<-beq $2,$0,0x0001
127
      || halt
128
      ||<->bne $1,$0,0x0001
129
      || halt
      ||->bgtz $1,0xFFFF
131
      ||<-bgtz $4,0X0009
      || halt
      |||>lw $4,0x8($0)
      ||| lh $3,0x(-1)($4) #####test misalign,numovf,addovf END#####
134
      ||| halt
      ||| halt
136
     ||<->bgtz $4,0Xfffb
138
     ||| halt
139
      ||<->bne $1,$0,0xfffd
140
      III halt
141
      ||<->beq $2,$0,0xfffd
142
```

