


## Project #2

### 1. Project Objective

- Implement a pipelined, functional processor simulator for the reduced MIPS R3000 ISA, following the specification “*Datasheet for the Reduced MIPS R3000 ISA*” in Appendix A
- Design your own test case to test your simulator and your classmates’ simulator, particularly on hazards handling.

### 2. Project Description

#### a. Pipeline Description



- 5 stages in pipeline: instruction fetch (IF), instruction decode (ID), ALU execution (EX), data memory access (DM) and write back (WB).
- Conditional branches and unconditional branches are determined during the ID stage.**
- Load/store computes the address to be accessed in D memory during the EX stage, and accesses data memory during the DM stage.**
- Arithmetic/bitwise shift/logical operations are done during the EX stage.
- There are three forwarding paths: EX/DM to ID, EX/DM to EX, DM/WB to EX.**
- All **write back** executions targeting to “\$0~\$31” are done during the first half of the cycle in the WB stage.
- All **reads to registers** are done during the second half of the cycle in the ID stage.
- PC is updated in each cycle **after** executing all instructions in each pipeline stage.

## 10520 CS410001 - Computer Architecture 2017

- ix. If inserting “NOPs” is needed to resolve hazards, use *sll \$0, \$0, 0*, i.e. the bit stream 0x00000000<sub>h</sub>. **In your implementation, you should decode the instruction bit stream 0x00000000<sub>h</sub> as NOP.**
- x. Results of “Multiply” are written into “hi” and “lo” as soon as they are available in the EX stage.

### b. Other constraints

- i. The pipeline is **initialized** with **NOPs in all stages**.
- ii. The simulation of the pipelined processor **terminates** after the **five “halt”** instructions arriving **all the stage**.
- iii. **Register 0** is a **hard-wired 0**; any attempt to write to register 0 takes no effect.
- iv. The instruction memory is of 1K bytes size, the data memory of 1K bytes size.
- v. The executable file should be named **pipeline**.
- vi. **To avoid re-execution of some stages, the order of simulating the pipeline is WB → DM → EX → ID → IF.**

### 3. Input Test Case File and Format

Same as Project 1. Please refer to the specification of Project 1 and *Appendix B*, “*Sample Input*.”

- Note: Your test case should cover at least one hazards handling.

### 4. Output Requirement

- For each test case, generate the following two output files:
  - a. ***snapshot.rpt***: record all the register values at each cycle.
  - b. ***error\_dump.rpt***: record any error messages.
- Place the output files at the same directory where your executable file resides.
- For details, please refer to *Appendix C-2*, “*Sample Output for Project 2*.” and *Appendix D*, “*Error Detection Sample*”.

### 5. Project Submission Rules

Same as Project 1, the cloned repository from GitHub should be named as *pipeline*. At submission, compress the folder *pipeline* as *pipeline.tar.gz* (you may use *test\_script.py* to help you), and upload *pipeline.tar.gz* and *studentID\_report.pdf* to the iLMS system.

### 6. Grading Policy

Same as project 1.

**Note:** Demo parts will focus on:

- a. Structure of Pipeline

## **10520 CS410001 - Computer Architecture 2017**

- b. Design of Pipeline
- c. Hazard Concepts
- d. Forwarding Path's Effect
- **Etiquette**
  - a. **Do not plagiarize others' works, or you will fail this course.**
  - b. **No acceptance of late homework.**
  - c. **For details of submission, please note the announcement on the course website.**