Design of 9-Transistor Single Bit Full Adder

Manoj Kumar

Department of Electronics & Communication Engineering Guru Jambheshwar University of Science & Technology, Hisar, 125 001, India manojtaleja@yahoo.com

ABSTRACT

Here, new low power single bit full adder using 9 transistors has been presented. The proposed adder has the advantage of low power consumption with less area requirements due fewer numbers of transistors. Low power goal has been achieved at circuit level by designing the adder with optimized XNOR gates and multiplexer approach. Direct path between supply voltage and ground have been minimized in the design. The circuits have been simulated in 0.18µm CMOS technology with SPICE. The adder shows power dissipation of 2.0773mW with maximum output delay of 1.86ps at supply voltage of 3.3V. Simulations have been carried out with varying supply voltage 3.3V to 2.7V. Power consumption of proposed full adder has been compared with earlier reported circuits and proposed circuit shows better results.

Keywords

CMOS, exclusive-NOR (XNOR), full adder, power consumption and power delay product.

1. INTRODUCTION

In recent years, rapid growth in mobile communication and other handheld portable devices added rapid research efforts in the field of low power CMOS circuit design. Low power design also increases the operation time of battery operated devices. With added functionality and complexity, numbers of components on integrated circuits are increases and power consumption of VLSI (very large scale integration) circuits is rising exponentially. With increase in power consumption temperature of circuit rises, this further creates reliability problems and performance degradation of the system. Packaging and cooling costs of system also goes high with the rise in temperature and power consumption. Three major sources of power consumption exist in CMOS circuits: 1) dynamic power due to output switching 2) short circuit power due to current between supply voltage and ground during transition 3) static power due to leakage and static currents. Despite the scaling of device dimension and supply voltage, the total power consumption of VLSI circuits is going up due to increase in operating frequency and rise in number of components [1].

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

 $\label{eq:ccseit-12} CCSEIT-12, October 26-28, 2012, Coimbatore [Tamil nadu, India] \\ Copyright © 2012 ACM 978-1-4503-1310-0/12/10...$10.00.$

One of the most important operations in computer arithmetic is addition and efficient adders are highly desirable in computer arithmetic. Full adders are the core element of various VLSI circuits like comparators, parity checkers, multiplier and compressors [2]. Improvement in performance of full adder circuit in terms of power consumption, delay and other performance parameters will affect system performance as a whole. Design optimizations at circuit level are highly attractive to improve the performance in terms of power dissipation, delay and output logic level.

A variety of full adder circuits has been reported in literature with diverse techniques and numbers of transistors. Conventional static CMOS full adder implemented with pull up and pull down with NMOS and PMOS networks uses 28 transistors [2],[3]. Complementary pass-transistor logic (CPL) adder with 32 transistors with superior driving capability at the cost of large power dissipation has been presented [4]. Transmission gate CMOS adder (TGA) based on transmission gates with 20 transistors has been reported [5]. Major drawback of TGA is that it employs twice the number of transistors that of PTL (pass transistor logic) for implementations of same logic functionality. Another drawback of CMOS transmission gate is that it needs complementary signals to control gates of PMOS and NMOS transistors. A full adder cell implemented with 14 transistors using XOR and transmission gates has been reported [6]. A transmission function full adder (TFA) with 16 transistors based on transmission function theory has been reported [7]. Multiplexer based adder (MBA) with elimination of direct path to power supply with 12 transistors has been reported [8]. Static energy recovery full (SERF) adder with 10 transistors gives reduced power consumption at the cost of large propagation delay is reported in [9]. Performance analysis of various arithmetic circuits also has been presented [10]. Another design for full adder with XOR/XNOR having 10 transistors has been reported in [11]. Full adder circuits using 22 transistors based on hybrid logic has been presented [12], [13]. In [14] a 16 transistor full adder cell with XOR/XNOR, pass transistors and transmission gate has been reported. Structured approach with disintegration of full adder cell into small modules using XOR/XNOR gates [15] is shown in figure 1. First stage is to generate intermediate XNOR/XOR functions and output of first stage is fed to second stage to generate Sum and Cout. With partitioning the full adder cell into small sub-module, Sum and Cout (Carry out) signals are obtained as

$$Sum = H \text{ xor Cin} = H. \text{ Cin'} + H' \text{ Cin}$$
 (1)

$$Cout = A. H' + Cin. H$$
 (2)

Where H is half sum (A xor B) and H' is complement of H.





Figure. 1 Structure of single bit full adder

Improvement in design at circuit level can results in reduced power consumption, propagation delay, area with adequate output voltage level. Here, in current work energy efficient single bit full adders using nine and ten transistors have been presented. Full adder cell has been anatomized into smaller modules. Optimized XNOR gates and multiplexer have been used for implementation of proposed adders. Rest of paper is organized as follows: In Section II, novel designs for single bit full adder has been presented. In Section III results of power consumption, maximum output delay and power delay product (PDP) have been obtained. Finally conclusions have been drawn in Section IV.

2. SYSTEM DESCRIPTION

The single bit full adder circuit having nine transistors has been implemented with optimized XNOR gate, one inverter and two multiplexer block as shown in figure 2(a). Carry out C_{out} is generated by combination of XNOR and 2T multiplexer. Sum is generated by another two transistors multiplexer with inputs signal B, \overline{H} and $\overline{C_{out}}$ as shown in figure 2(b).

Gate lengths of all transistors have been taken as $0.18\mu m$. In XNOR gate width of transistors P1 has been taken as $0.5\mu m$. Width of transistor N1 and N2 have been taken as $4.0~\mu m$ and $0.25\mu m$ respectively. Width of PMOS (P2 to P4) transistors used in multiplexer and inverter section has been taken as $5.0\mu m$. Width of NMOS transistors (N3 to N5) has been taken as $4.0\mu m$ used in inverter and multiplexer sections.






Figure. 2 (a) Block diagram (b) Circuit diagram of 9 transistor adder

3. RESULTS AND DISCUSSIONS

Table I shows the results for power consumption, maximum output delay and power delay product (PDP) of single bit full adder with nine transistors. Simulations have been performed using an input pattern that contains all possible input combination. Input and output waveforms at supply voltage of 3.3V are depicted in figure 3. Circuit of adder is simulated in SPICE using CMOS TSMC 0.18µm technology with supply voltage of [3.3 - 2.7]V. Power consumption of adder varies from [2.0773 to1.1402] mW with variation of supply voltage [3.3 - 2.7] V. Output delay a shows variation of [1.86 to 2.82] ps.

Table 1. Power consumption, delay and PDP of 9T adder

Supply voltage (V)	Power consumption	Maximum output delay(ps)
	(mW)	
3.3	2.0773	1.86
3.2	1.8984	1.89
3.1	1.7289	1.91
3.0	1.5684	1.93
2.9	1.4170	1.93
2.8	1.2743	2.82
2.7	1.1402	2.82




Figure.3 Input and output waveforms for 9T adder at 3.3 V

Figure 4 show that power consumption variation for proposed adder with supply voltage variations. Figure 5 shows the variation of output delay of proposed circuit with power supply variations. Finally the figure 6 shows power versus delay variations. The designed circuit has the advantage of low power consumption due to less number of transistors and elimination of direct path to ground from supply voltage. With reduced numbers of transistors, magnitudes and numbers of internal node capacitances reduces which have great effect on power consumption. Power consumption during charging and discharging of nodes also decreases due to less capacitance.




Figure. 4 Power consumption variations of proposed adder with supply voltage




Figure. 5 Output delay variations of proposed adder with supply voltage




Figure. 6 Power versus delay variations of proposed adder

Earlier reported adder circuits namely TGA, 16T, 22T, 18T, 10T have been prototyped in $0.18\mu m$ technology and simulated in SPICE with same input pattern as for proposed adders. Table 2 shows comparisons of power consumption of proposed circuit with earlier reported circuits.

Table 2. Power consumptions comparisons with earlier reported circuits

earner reported circuits			
Adder configuration	Power consumption	Numbers of transistors	
20T TGA[7]	357.5880μW	20	
16T [14]	167.2136μW	16	
22T [12]	533.9007μW	22	
18T [3]	548.257μW	18	
10T SERF[9]	152.9083µW	10	
Present work [9T adder]	2.0773mW	9	

4. CONCLUSIONS

New design for low power single bit full adder cell has been presented. The adder design is based on optimized XNOR circuit with combinations of inverter and multiplexer blocks. Proposed circuit shows power consumption of 2.0773mW with maximum output delay of 1.86 ps with supply voltage of 3.3V. Adder performance has been obtained for varying supply voltage from 3.3V to 2.7V. Comparisons with earlier reported circuits have been made and the new cell outperforms the earlier reported circuits in terms of power consumption.

5. REFERENCES:

- Ekekwe, N. and. Etienne-cummings, R. 2006. Power dissipation sources and possible control techniques in deep ultra submicron CMOS technologies. *Microelectronics Journals*, 37 (May 2006), 851-860.
- [2] Leblebici, Y. and. Kang, S.M. 1999. *CMOS Digital Integrated Circuits*, Singapore: Mc Graw Hill, 2nd edition.
- [3] Weste, N. and Eshraghian, K. 1993. *Principles of CMOS VLSI Design, A System Perspective*. Addison-Wesley.
- [4] Zimmermann, R. and Fichtner, W. 1997. Low-power logic styles: CMOS versus pass-transistor logic. *IEEE J. Solid State Circuits*, 32, 7(Jul. 1997), 1079-1090.
- [5] Shams, Ahmed M., Darwish, T.K., and Bayoumi, M.A. 2002. Performance analysis of low-power 1-bit CMOS full adder cells. *IEEE Transactions on Very Large Scale Integrations (VLSI) Systems*, 10, 1(Feb.2002), 20-29.
- [6] Adu-Shama, E. and Bayoumi, M. 1996. A new cell for low power adders *IEEE International Symposium on Circuits and systems*, 1996, 1014-1017.
- [7] Zhuang N. and Wu, H. 1992. A new design of the CMOS full adder. *IEEE J. Solid-State Circuits*, 27, 5(May 1992), 840–844.
- [8]. Al-Sheraidah, Y. J., Wang Sha, A. Y., and Jin-Gyun Chung, E. 2004. A novel multiplexer-based low-power full adder. *IEEE Transactions on Circuits and Systems: Express Briefs*, 51, 7(Jul. 2004).
- [9] Shalem, R., John, E., and John, L. K. 1999. A novel low-power energy recovery full adder cell. *In Proc. Great Lakes Symp. VLSI*, Feb. 1999, 380–383.
- [10]. Chang, C.H., Gu, J., and Zhang, M. 2005. A review of 0.18μm full adder performances for tree structured arithmetic circuits. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 13, 6(Jun.2005), 686-695.
- [11] Bui, H. T., Wang, Y., and Jiang, Y. 2002. Design and analysis of low-power 10-transistor full adders using XOR-XNOR gates. *IEEE Trans. Circuits Syst. II, Analog Digital Signal Process*, 49, 1(Jan. 2002), 25–30.
- [12] Zhang, M., Gu J., and Chang, C.H.2003. A novel hybrid pass logic with static CMOS output drive full-adder cell. *In proc. IEEE Int. Symp. Circuits Systems*, May 2003, 317-320.
- [13] Goel, S., Kumar, A., and Bayoumi, M.A. 2006. Design of robust, energy efficient full adders for deep sub micrometer design using hybrid-CMOS logic style. *IEEE Transactions* on Very Large Scale Integration (VLSI) Systems, 14, 12(Dec. 2006), 1309-1321.
- [14] Shams, A. M. and Bayoumi, M. 2000. A novel highperformance CMOS1-bit full adder cell. *IEEE Trans*.

- Circuits Syst. II, Analog Digital Signal Process, 47, 5(May 2000), 478–481.
- [15] Shams, A. M. and Magdy A, 1997. A structured approach for designing low power adders. *Conference Record of the Thirty-First Asilomar Conference on Signals, Systems & Computers*, Nov. 1997, 757-761.