	Reference	Data
er		

MNEMONIC	FMT	NAME		
add	R	ADD	DESCRIPTION (in Verilog)	NOTE
addi		ADD Immedia	R[rd] = R[rs1] + R[rs2]	
and			R[rd] = R[rs1] + imm	
andi		AND	R[rd] = R[rs1] & R[rs2]	
auipc	States 175 c	The immediate	R[rd] = R[rel] & imm	
beq	SB	Add Opper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$	
	30	Branch EQual	if(R[rs1]==R[rs2)	
bge	SB		PC=PC+(imm 1b(0)	
		Branch Greater than or Equal	if(R[rs1] >= R[rs2)	
bgeu	SB	Branch ≥ Unsigned	PC=PC+{imm,1b'0}	
		- reality - Olisighed	$if(R[rs1] \ge R[rs2])$	2)
blt	SB	Branch Less Than	PC=PC+{imm,1b'0}	
bltu	SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td></td></r[rs2)>	
bne	SB	Branch Not Equal	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>2)</td></r[rs2)>	2)
csrrc	I	Cont./Stat.RegRead&Clear	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}	
csrrci	1	Cont./Stat.RegRead&Clear	$R[rd] = CSR; CSR = CSR \& \sim R[rs1]$	
		Imm	$R[rd] = CSR; CSR = CSR \& \sim imm$	
csrrs	1	Cont./Stat.RegRead&Set	R[rd] = CCD, CCD = CCD Dr. 17	
csrrsi	I	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR R[rs1] $R[rd] = CSR; CSR = CSR R[rs1]$	
		Imm	$R[rd] = CSR$; $CSR = CSR \mid imm$	
CSTTW	I	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]	
csrrwi	I	Cont./Stat.Reg Read&Write	R[rd] = CSR; $CSR = imm$	
		Imm	[] Core, Core min	
ebreak	I	Environment BREAK	Transfer control to debugger	
ecall	I	Environment CALL	Transfer control to operating system	
fence	I	Synch thread	Synchronizes threads	
fence.i	1	Synch Instr & Data	Synchronizes writes to instruction	
			stream	
jal	UJ	Jump & Link	$R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$	
jalr	I	Jump & Link Register	R[rd] = PC+4; $PC = R[rs1]+imm$	
1b	I	Load Byte	R[rd] =	3)
			${24'bM[](7),M[R[rs1]+imm](7:0)}$	4)
lbu	I	Load Byte Unsigned	$R[rd] = \{24'b0, M[R[rs1]+imm](7:0)\}$	
lh	I	Load Halfword	R[rd] =	
1 3		T - J TT-16 J T T-1 minus d	{16'bM[](15),M[R[rs1]+imm](15:0)}	
lhu	1	Load Halfword Unsigned	$R[rd] = \{16'b0, M[R[rs1]+imm](15:0)\}$	4)
lui	U	Load Upper Immediate	$R[rd] = \{imm, 12'b0\}$ $R[rd] = \{M(R[rc1]+imm](31:0)\}$	
lw	n n	Load Word	$R[rd] = \{M[R[rs1]+imm](31:0)\}$ R[rd] = R[rs1] R[rs2]	
or	R	OR Immediate	$R[rd] = R[rs1] \mid imm$	4)
ori		OR Immediate	M[R[rs1]+imm](7:0) = R[rs2](7:0)	
sb	S	Store Byte Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)	
sh	S	O1 10 1 0	R[rd] = R[rs1] << R[rs2]	
511	R	Shift Left Immediate	R[rd] = R[rs1] << imm	
slli	l D	CO T COM	R[rd] = (R[rs1] < R[rs2])?1:0	
slt	R	Set Less Than Immediate	R[rd] = (R[rs1] < imm)?1:0	
slti	1	Set Cess Than Inniculate Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	
sltiu	n D	a r m II-stand	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	
sltu	R	ar to p: 1 . A delementia	R[rd] = R[rs1] >> R[rs2]	2
sra	R	Shift Right Arith Imm	R[rd] = R[rs1] >> imm	2)
srai	D D	atto pt ta (Wand)	R[rd] = R[rs1] >> R[rs2]	2)
srl	R	Shift Right Immediate	R[rd] = R[rs1] >> imm	5)
srli	R	arm, - (Ward)	R[rd] = R[rs1] - R[rs2]	5)
sub, subw	S	A 7771	M[R[rs1]+imm](31:0) = R[rs2](31:0)	
SW	R	***	$R[rd] = R[rs1] ^ R[rs2]$	
xor	I	XOR Immediate	$R[rd] = R[rs1] ^ imm$	
xori	1	more uneigned integers (i)	nstead of 2's complement)	

Operation assumes unsigned integers (instead of 2's complement) The least significant bit of the branch address in jalr is set to 0

(signed) Load instructions extend the sign bit of data to fill the 32-bit register Replicates the sign bit to fill in the leftmost bits of the result during right shift

Multiply with one operand signed and one unsigned

The Single version does a single-precision operation using the rightmost 32 bits of a 64-

bit F register

Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0, +0, +inf,

Atomic memory operation; nothing else can interpose itself between the read and the

write of the memory location The immediate field is sign-extended in RISC-V ARITHMETIC CORE INSTRUCTION SET **RV64M Multiply Extension**

remu

MNEMONIC DESCRIPTION (in Verilog) **FMTNAME** NOTE mul R MULtiply R[rd] = (R[rs1] * R[rs2])(63:0)mulh R MULtiply High R[rd] = (R[rs1] * R[rs2])(127:64)mulhsu R MULtiply High Unsigned R[rd] = (R[rs1] * R[rs2])(127:64)2) mulhu R MULtiply upper Half 6) R[rd] = (R[rs1] * R[rs2])(127:64)Unsigned div R DIVide R[rd] = (R[rs1] / R[rs2])divu R DIVide Unsigned R[rd] = (R[rs1] / R[rs2])2) R REMainder rem R[rd] = (R[rs1] % R[rs2])

R REMainder Unsigned

2

2)

2,7)

R[rd] = (R[rs1] % R[rs2])**RV64F and RV64D Floating-Point Extensions** fld, flw I Load (Word) F[rd] = M[R[rs1] + imm]fsd, fsw S Store (Word) M[R[rs1]+imm] = F[rd]R ADD fadd.s, fadd.d F[rd] = F[rs1] + F[rs2]7) R SUBtract fsub.s, fsub.d F[rd] = F[rs1] - F[rs2]fmul.s, fmul.d R MULtiply F[rd] = F[rs1] * F[rs2]R DIVide fdiv.s, fdiv.d F[rd] = F[rs1] / F[rs2]R SQuare RooT fsqrt.s,fsqrt.d F[rd] = sqrt(F[rs1])R Multiply-ADD fmadd.s, fmadd.d F[rd] = F[rs1] * F[rs2] + F[rs3]R Multiply-SUBtract fmsub.s, fmsub.d F[rd] = F[rs1] * F[rs2] - F[rs3]fmnsub.s, fmnsub.d F[rd] = -(F[rs1] * F[rs2] - F[rs3])R Negative Multiply-ADD R Negative Multiply-SUBtract fmnadd.s, fmnadd.d F[rd] = -(F[rs1] * F[rs2] + F[rs3])R SiGN source fsgnj.s,fsgnj.d $F[rd] = \{ F[rs2] < 63 >, F[rs1] < 62:0 > \}$ $F[rd] = \{ (\sim F[rs2] < 63 >), F[rs1] < 62:0 > \}$ R Negative SiGN source fsgnjn.s, fsgnjn.d fsgnjx.s,fsgnjx.d R Xor SiGN source $F[rd] = {F[rs2] < 63 > ^F[rs1] < 63 > ,$ F[rs1]<62:0>} R MINimum fmin.s, fmin.d F[rd] = (F[rs1] < F[rs2]) ? F[rs1] :F[rs2] R MAXimum F[rd] = (F[rs1] > F[rs2]) ? F[rs1] :fmax.s, fmax.d F[rs2] R Compare Float EQual R[rd] = (F[rs1] = F[rs2])?1:0feq.s, feq.d R Compare Float Less Than flt.s, flt.d R[rd] = (F[rs1] < F[rs2]) ? 1 : 0

R Compare Float Less than or = $R[rd] = (F[rs1] \leftarrow F[rs2])$? 1:0 fle.s, fle.d R Classify Type R[rd] = class(F[rs1])7,8) fclass.s, fclass.d F[rd] = R[rs1]R Move from Integer fmv.s.x, fmv.d.x R Move to Integer R[rd] = F[rs1]fmv.x.s, fmv.x.d F[rd] = single(F[rs1])fcvt.d.s R Convert from SP to DP R Convert from DP to SP fcvt.s.d F[rd] = double(F[rs1])

fcvt.s.l,fcvt.d.l R Convert from 64b Integer F[rd] = float(R[rs1](63:0))Convert from 32b Int fcvt.s.wu, fcvt.d.wu F[rd] = float(R[rs1](31:0))2,7) Unsigned fcvt.s.lu,fcvt.d.lu F[rd] = float(R[rs1](63:0))R Convert from 64b Int 2,7) fcvt.w.s,fcvt.w.d R[rd](31:0) = integer(F[rs1])R Convert to 32b Integer R[rd](63:0) = integer(F[rs1])fcvt.l.s,fcvt.l.d R Convert to 64b Integer fcvt.wu.s,fcvt.wu.d R Convert to 32b Int Unsigned R[rd](31:0) = integer(F[rs1])2,7)

F[rd] = float(R[rs1](31:0))

R[rd] = M[R[rs1]],

reservation on M[R[rs1]]

R[rd] = 0; else R[rd] = 1

if reserved, M[R[rs1]] = R[rs2],

R Convert from 32b Integer

fort.lu.s, fort.lu.d R Convert to 64b Int Unsigned R[rd](63:0) = integer(F[rs1])

R Load Reserved

Conditional

R Store

RV64A Atomic Extension R ADD amoadd.w, amoadd.d R[rd] = M[R[rs1]],9) M[R[rs1]] = M[R[rs1]] + R[rs2]R AND amoand.w, amoand.d R[rd] = M[R[rs1]],9) M[R[rs1]] = M[R[rs1]] & R[rs2]R MAXimum R[rd] = M[R[rs1]],amomax.w, amomax.d 9) if (R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]R MAXimum Unsigned R[rd] = M[R[rs1]],amomaxu.w, amomaxu.d 2,9) if(R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2]R MINimum R[rd] = M[R[rs1]],amomin.w, amomin.d if(R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]R MINimum Unsigned amominu.w, amominu.d R[rd] = M[R[rs1]],2,9) if (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2]R OR R[rd] = M[R[rs1]],9) amoor.w, amoor.d M[R[rs1]] = M[R[rs1]] | R[rs2]R SWAP 9) R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2]amoswap.w,amoswap.d R XOR 9) R[rd] = M[R[rs1]],amoxor.w,amoxor.d $M[R[rs1]] = M[R[rs1]] ^ R[rs2]$

CORE INSTRUCTION FORMATS

lr.w,lr.d

sc.w,sc.d

fcvt.s.w, fcvt.d.w

	31	27	26	25	24	20	19 15	14 12	11 7	6 0
R		funct7			rs	32	rsl	funct3	rd	Opcode
I	I imm[11:0]				rs1	funct3	rd	Opcode		
S	S imm[11:5]			rs	2	rs1	funct3	imm[4:0]	opcode	
SB	3 imm[12 10:5] rs2			2	rs1	funct3	imm[4:1 11]	opcode		
U	imm[31:12]						rd	opcode		
UJ							rd	opcode		
		DESCRIPTION DE						THE RESIDENCE AND ADDRESS OF		

PSEUDO INSTRUCTIONS

3

REGISTER NAME, USE, CALLING CONVENTION

MNEMONIC	NAME	DESCRIPTION	USES
begz	Branch = zero	$if(R[rs1]==0) PC=PC+\{imm,1b'0\}$	beq
bnez	Branch ≠ zero	if(R[rs1]!=0) PC=PC+{imm,1b'0}	bne
fabs.s, fabs.d	Absolute Value	F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1]	fsgnx
fmv.s,fmv.d	FP Move	F[rd] = F[rs1]	fsgnj
fneg.s, fneg.d	FP negate	F[rd] = -F[rs1]	fsgnjn
j	Jump	$PC = \{imm, 1b'0\}$	jal
jr	Jump register	PC = R[rs1]	jalr
la	Load address	R[rd] = address	auipc
li	Load imm	R[rd] = imm	addi
mv	Move	R[rd] = R[rs1]	addi
neg	Negate	R[rd] = -R[rs1]	sub
nop	No operation	R[0] = R[0]	addi
not	Not	R[rd] = -R[rs1]	xori
ret	Return	PC = R[1]	jalr
seqz	Set = zero	R[rd] = (R[rs1] == 0) ? 1 : 0	sltiu
snez	Set ≠ zero	R[rd] = (R[rs1]!= 0) ? 1 : 0	sltu

REGISTER	NAME	USE	SAVER
x0	zero	The constant value 0	N.A.
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	H1781-10
x4	tp	Thread pointer	
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Called
x9	s1	Saved register	Calle
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Calle
x18-x27	s2-s11	Saved registers	Called
x28-x31	t3-t6	Temporaries	Calle
f0-f7	ft0-ft7	FP Temporaries	Caller
f8-f9	fs0-fs1	FP Saved registers	Called
f10-f11	fa0-fa1	FP Function arguments/Return values	Calle
f12-f17	fa2-fa7	FP Function arguments	Calle
f18-f27	fs2-fs11	FP Saved registers	Calle
f28-f31	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Caller

OPCODES IN NUMERICAL ORDER BY OPCODE

MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL
1b	I	0000011	000		03/0
lh	T	0000011	001		03/1
lw	I	0000011	010		03/2
lbu	1	0000011	100		03/4
lhu	1	0000011	101		03/5
fence	I	0001111	000		OF/O
fence.i	I	0001111	001		OF/1
addi	1	0010011	000		13/0
slli	I	0010011	001	0000000	13/1/00
slti	I	0010011	010		13/2
sltiu	1	0010011	011		13/3
xori	1	0010011	100		13/4
srli	I	0010011	101	0000000	13/5/00
srai	I	0010011	101	0100000	13/5/20
ori	I	0010011	110		13/6
andi	I	0010011	111		13/7
auipc	U	0010111			17

IEEE 754 FLOATING-POINT STANDARD

 $(-1)^{S} \times (1 + Fraction) \times 2^{(Exponent - Bias)}$

where Half-Precision Bias = 15, Single-Precision Bias = 127, Double-Precision Bias = 1023, Quad-Precision Bias = 16383

IEEE	Half-,	Single-,	Double-,	and	Quad-P	recision	Formats:
		THE RESERVE OF THE PERSON NAMED IN					

S	Exponent	Fraction			
15	14 10	9	0		
S	Exponent		Fraction		
31	30	23 22			
S	Expone	ent	Fraction	••••	
63	62 52 51			0	-1
S	Ex	ponent	Fraction	•••	
127	126		112 111		0

	S	0100011	000		23/0
sb		0100011	001		23/1
sh sw	S S	0100011	010		23/2
add	R	0110011	000	0000000	33/0/00
	R	0110011	000	0100000	33/0/20
sub	R	0110011	001	0000000	33/1/00
sll		0110011	010	0000000	33/2/00
slt	R	0110011	011	0000000	33/3/00
sltu	R		100	0000000	33/4/00
xor	R	0110011	101	0000000	33/5/00
srl	R	0110011		0100000	33/5/20
sra	R	0110011	101	0000000	33/6/00
or	R	0110011	110		33/7/00
and	R	0110011	111	0000000	37
lui	U	0110111			

MEMORY ALLOCATION			STACI	FRAME
SP — 0000 003f ffff fff0hex	Stack			Higher
			THE	Memory Addresses
		ED —	Argument 8	Addicases
		FP -	Saved Registers	Stack
	Dynamic Data			Grows
0000 0000 1000 0000 _{hex}	Static Data		Local Variables	
PC -> 0000 0000 0040 0000 _{hex}	Text	SP ->		Lower
$0_{ m hex}$	Reserved			Addresses

		1100011	000		63/0
beq	SB	1100011	001		63/1
bne	SB	1100011			63/4
blt	SB	1100011	100		63/5
bge	SB	1100011	101		63/6
	SB	1100011	110		
bltu		1100011	111		63/7
bgeu	SB	1100111	000		67/0
jalr					6F
jal	UJ	1101111	000	00000000000	73/0/000
ecall	1	1110011		000000000001	73/0/001
ebreak	I	1110011	000	0000000	73/1
CSRRW	1	1110011	001		73/2
	T	1110011	010		73/3
CSRRS	7	1110011	011		
CSRRC		1110011	101		73/5
CODDIT		TTTOOTT			73/6

110

111

1110011

1110011

1110011

CSRRWI

CSRRSI

CSRRCI

SIZE PR	EFIXES AND SYN	ABOLS			L CYP (DOY
SIZE		SYMBOL	SIZE	PREFIX	SYMBOL
100		K	210	Kibi-	Ki
100	HENRY CONTRACTOR OF THE PARTY O	M	2^{20}	Mebi-	Mi
100	The state of the s	G	230	Gibi-	Gi
100	- No.	Т	240	Tebi-	Ti
		P	250	Pebi-	Pi
100			260	Exbi-	Ei
100		E	270	Zebi-	Zi
100		Z	280	Yobi-	Yi
100		Y	290	Robi-	Rì
100		R	2100	Quebi-	Qi
100	0 ¹⁰ Quecca-	Q			f
100	0 ⁻¹ milli-	m	1000-5	femto-	9
100	0 ⁻² micro-	μ	1000-6	atto-	a
A STATE OF THE PARTY OF THE PAR	00 ⁻³ nano-	n	1000-7	zepto-	Z
100		p	1000-8	yocto-	У
100	pico	FINE DESCRIPTION	1000-9	ronto-	r
		THE REPORT OF THE PARTY OF	1000-10	quecto-	9
THE RESERVE AND ADDRESS OF THE PARTY OF THE	THE RESERVE OF THE PARTY OF THE				

73/6

73/7