

16-Bit Microprocessor

FEATURES

- 8 program accessible 16-bit general purpose registers
- 86 basic instructions
- 4 addressing modes: immediate, direct, indirect, relative
- Conditional branching on status word and 16 external conditions
- Unlimited interrupt nesting and priority resolution
- 16-bit logic and 2's complement arithmetic
- Status logic and word: carry, overflow, sign, zero
- Direct memory access (DMA) for high speed data transfer
- 64K memory using single address
- TTL compatible/simple bus structure
- CP1610: 1µs cycle time, 2MHz 2 phase clock

DESCRIPTION


The CP 1610 is a compatible member of the Series 1600 Microprocessor products family. It is a complete, 16-bit, single chip, high speed MOS-LSI Microprocessor. The Series 1600 family is fabricated with the General Instrument N-Channel Ion-Implant process, Insuring high performance with proven reliability and production history. All members of the Series 1600 family are fully compatible with the CP1610.

The Microprocessor has been designed for high speed data processing and real time applications. Typical applications include programable TV games, home computer systems/home information centers, programable calculator systems, peripheral controllers, process controllers, intelligent terminals and instruments, data acquisition and digital communications processors, numerical control systems and many general purpose mini-computer applications. The Microprocessor can readily support a variety-of peripheral equipment such as TTY, CRT display, tape reader/punch, A/D & D/A converter, keyboard,

PIN CONFIGURATION 40 LEAD DUAL IN LINE								
Top View								
EBCI 🗆	• 1	40	b PCIT					
MSYNC C	2	39	ono ono					
BC1 □	3	38	□ φ1					
BC2	4	37	D ♦ 2					
BDIR [5	36	□ V _{DD} (+12V)					
D15 🗆	6	35	□ v _{ss} (-3v)					
D14 🗆		34	□ V _{cc} (+5V)					
D13 🖂	8		D BDRDY					
D12 🗆			□ STPST					
D11 C	10	31	BUSRO					
D10 C	11	30	□ HALT					
D9 🖂			BUSAK					
D0 E	13		D INTR					
∞ □		-	□ INTRM					
D1 🗆	15	26	D TCI					
D7 🖂	16	25	□ EBCAO					
D6 C			□ EBCA1					
D5 🖂			□ EBCA2					
D4 C			EBCA3					
D3 C	20	21	D 02					

cassette tape, floppy disk, and RS-232C data communication lines

The CP1610 utilizes third generation minicomputer architecture with eight general purpose registers to achieve a versatile, sophisticated microcomputer system. The 16-bit word enables fast and efficient processing of alphanumeric or byte oriented data. The 16-bit address capability permits access to 65,536 words in any combination of the program memory, data memory, or peripheral devices. This single address space concept, combined with a powerful instruction set, provides an efficient solution to microcomputer and many minicomputer-based product requirements.



CP1610 GENERAL INSTRUMENT

PROCESSOR SIGNALS

DATA BUS

D0-D15

Input/Output/High Impedance

Data 0-15: 16-bit bidirectional bus used to transfer data, addresses, and instructions between the microprocessor, memory, and peripheral devices.

PROCESSOR CONTROL

STPST

Input

STOP-STart: Edge-triggered by negative transition; used to control the running condition of the microprocessor.

HALT

Output

HALT: indicates that the microprocessor is in a stopped mode.

Input

Master SYNC: Active low input synchronizes the microprocessor to the $\phi1$, $\phi2$ clocks during power-up initialization.

EBCA 0-3

Outputs

External Branch Condition Addresses 0-3: Address for one-of-16 external digital state tests via the BEXT (Branch on EXTernal) instruction.

EBCI

Input

External Branch Condition Input: Return signal from the one-of-16 selection made by EBCA 0-3.

BUS CONTROL

BDIR, BC1, BC2

Outputs

Bus DIRection, Bus Controls 1, 2: Bus control signals externally decoded to define the state of bus operations (see State Flow Diagram).

BUSRQ

Input

BUSAK

Output

BUS ReQuest, BUS Acknowledge: BUSRQ* requests the microprocessor to relinquish control of the bus indefinitely. BUSAK* informs devices that the bus has been released.

BDRDY Input

Bus Data ReaDY: causes the microprocessor to "wait" and resynchronize to slow memory and peripheral devices.

INTR , INTRM

INTeRupt, INTeRupt Masked: request the microprocessor to service an interrupt upon completion of current instruction.

TCI


Output

Terminate Current Interrupt: pulse outputted by the micro-processor in response to the TCI instruction.


PCIT

Input/output

Program Counter Inhibit/Trap: As an input, inhibits incrementation of the Program Counter during the instruction fetch sequence. As an output, generates a pulse during execution of a Software Interrupt (SIN) instruction.



SIMPLIFIED STATE FLOW DIAGRAM



BUS CONTROL SIGNALS

BDIR	BC2	BC1	Signal	Decoded Function
0	0	0	NACT	No ACTion, D0-D15 = high impedance
0	0	1	ADAR	Address Data to Address Register,
				D0-D15 = high impedance
0	1	0	IAB	Interrupt Address to Bus, D0-D15 = Input
0	1	1	DTB	Data To Bus, D0-D15 = Input
1	0	0	BAR	Bus to Address Register
1	0	1	DW	Data Write
1	1	0	DWS	Data Write Strobe
1	1	1	INTAK	INTerrupt AcKnowledge

INSTRUCTION SET (SUMMARY LISTING)

	ſ	Mnemonics	Operation	Microcycles				Comments
	MOVR TSTR JR Jump to address in Register ADDR ADDR ADDR ADD contents of Registers SUBR SUBtract contents of Registers CMPR ANDR ANDR ANDR CLRR CLRR CLeRR CLegister MOVR Test Register Jump to address in Register Jump to address in Registers ADD contents of Registers SUBtract contents of Registers CoMPare Registers by subtr. Iogical AND Registers CLERR CLERR Register				6/ 6/ 7 6 6 6 6 6	7		MOVR to itself MOVR to PC Results not stored XORR with itself
NSTRUCTIONS	Single Register	GSWD Get Status WorD NOP No OPeration			6 6 6 6 6 6 6			One's Complement Two's Complement Pulse to PCIT pin
NTERNAL REFERENCE INSTRUCTIONS	Register Shift	SWAP SLL RLC SLLC SLR GAR RRC SARC	SWAP 8-bit bytes Shift Logical Left Rotate Left thru Carry Shift Logical Left thru Carry Shift Logical Right Shift Arithmotic Right Rotate Right thru Carry Shift Arithmetic Right thru Carry	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9				Not interruptable. One or two position Shift capability. Two position SWAP not supported.
INI	Control Instructions	HLT SDBD EIS DIS TCI CLRC SETC	HaLT Set Double Byte Data Enable Interrupt System Disable Interrupt System Terminate Current Interrupt CLeaR Carry to zero SET Carry to one	4 4 4 4 4				Must precede external reference to double byte data Not interruptable
	Jump Instructions	J JE JD JSR JSRE JSRD	Jump Jump, Enable, interrupt Jump, Disable interrupt Jump, Save Return Jump, Save Return & Enable Jump, Save Return & Disable interrupt	12 12 12 12 12 12 12				Return Address saved in R4, 5 or 6.
REFERENCE INSTRUCTIONS	Conditional Branch Instructions	B NOPP BC (BLGE) BNC (BLLT) BOV BNOV BPL BMI BZE (BEO) BNZE (BNEQ) BLT BGE BLE BGT BUSC BESC BEXT	unconditional Branch No OPeration Branch on Carry Branch on No Carry Branch on No Overflow Branch on PLus Branch on PLus Branch on ZEro or EQual Branch if Not ZEro or Not EQual Branch if Less Than Branch if Greater than or Equal Branch if Carry Branch if Sign / Carry Branch if Sign = Carry	4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4			Add 2 cycles if test condition is true, except *	Two words C=1 C=0 OV=1 OV=0 S=0 S=1 Z=1 Z=1 Z=0 S♥OV=1 S♥OV=0 ZV(S♥OV)=1 ZV(S♥OV)=1 ZV(S♥OV)=0 C♥S=1 C♥S=0 4 LSB of instruction are decoded select 1 of 16 external conditions.
AL R				Dir.	lmm.	Indir.	Stack	
EXTERNAL	0/1	MVO PSHR MVI PULR	MoVe Out PuSH Register to stack MoVe In PULI from stack to Register	11 — 10 —	9 - 8 -	9 - 8 -	9 9 11 11	Not interruptable PSHR=MVO@R6. Not interruptable PULR=MVI@R6.
	Arithmetic & Logic	ADD SUB CMP AND XOR	ADD SUBtract CoMPare logical AND eXclusive OR	10 10 10 10 10	8 8 8 8	8 8 8 8	11 11 11 11 11	Result not saved

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

 V_{DD} , V_{CC} , GND and all other Input/Output Voltages Storage Temperature55° C to +150° C


*Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied-operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

Characteristic	Sym	Min	Тур"	Max	Units	Conditions
DC CHARACTERISTICS			1			
Clock Inputs	1 1		1			
High	VIHC	10	_	V_{DD}	V	
Low	V _{n.c}	0	_	0.6	V	
nput current	Ic	_	1 – 1	15	mA.	$V_{IHC} = (V_{DD} - 1)V$
Logic Inputs	1 - 1				1	, ,
Low	V _{II}	0	-	0.65	V	
High (All Lines except BDRDY)	V _{IH}	2.4	-	V	V	
High (Bus Data Ready Line	1 1		1 1			
See Note)	Vінв	3	-	Vcc	V	
Logic Outputs	1		l i			
High	V _{OH}	2.4	Vii		V	I _{OH} = 100 μA
Low (Data Bus Lines D0-D15)	Vot		-	0.5	V	lot = 1.6mA
Low (Bus Control Lines,	1					
BC1,BC2,BDIR)	Vol.	-		0.45	V	l _{ot} = 2.0mA
Low (All Others)	Voi		-	0.45	V	lot = 1.6mA
AC CHARACTERISTICS						
Clock Pulse Inputs, ϕ 1 or ϕ 2						
Pulse Width	tφ2, tφ2	250		-	ns	
Skew (φ1, φ2 delay)	t12, t21	0	-		ns	
Clock Period	tcy	0.5	-	2	μS	
Rise & Fall Times	tr, tf		-	15	ns	
Master SYNC:	}		1 1			
Delay from φ	tms			30	ns	
D0-D15 Bus Signals						
Output delay from φ1					į	
(float to output)	t _{BO}		-	100	ns	1 TTL Load & 100pF
Output delay from φ2					į.	1
(output to float)	t BF		50	_	ns	
Input setup time before φ1	t _{B1}	0	-	_	ns	
Input hold time after φ1	t _{B2}	10	-		ns	
Bus Control Signals						
BC1,BC2,BDIR	1. 1		1 1		İ	
Output delay from φ1	t DC		-	100	ns	
Skew	1 - 1		-	30	ns	
BUSAK Output delay from ϕ 1	t _{BU}		150		ns	
TCl Output delay from φ1	t TO	_	200		ns	
TCI Pulse Width	t _{TW}		300	_	ns	
EBCA output delay from BEXT	1 1				1	
input	t DE	-	-	150	ns	1 4
EBCA wait time for EBCI input	t AI			400	ns	V
CAPACITANCE						TA = +25°C; V_{DD} = +12V; V_{CC} = + V_{BB} = -3V; $t\phi$ 1 = $t\phi$ 2 = 120ns
φ1, φ2 Clock Input capacitance	Cø1, Cø2		20	30	pF	$v_{BB} = -3v$, $t\phi = t\phi = 120$ ns
D0-D15	7	_	8	15	pF	
			5	10	pF	1

Typical values are at +25°C and nominal voltages.

NOTE: The Bus Data ReaDY(BDRDY) line is sampled during time period TSI after a BAR or ADAR bus control signal. BDRDY must go low requesting a wait state 50 ns before the end of TS1 and remain low for 50 ns minimum. BDRDY may go high asynchronously. In response to BDRDY, the CPU will extend bus cycles by adding additional microcycles up to a maximum of 40 µsec duration.





TYPICAL INSTRUCTION SEQUENCE (EXTERNAL BRANCH TIMING)

