



HACETTEPE UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2021 FALL

Experiment 5 - Sequential Circuits in Verilog

December 22, 2021

Student name:
İREM CENGİZ

Student Number:
b2200356006

1 Problem Definition

In the movie, Bender's Big Score, a level 87 binary code is discovered. The code is used for paradox-free time travel. The problem is to design a finite state machine that would be used to test binary sequences generated by a generator module installed to Bender, which has a chance to trigger a lower level supernatural effect.

2 Solution Implementation

2.1 given state transition diagram

We will use this state diagram:




Figure 1: Diagram of the machine which recognizes at least two 1's and an odd number of 0's

2.2 convert the state transition diagram into a state transition table (binary coded state table).

$Q_2Q_1Q_0 = ABC$, I : input

Q_2	Q_1	Q_0	I	Q_2^*	Q_1^*	Q_0^*	output
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	0	0	0
0	1	1	0	0	1	0	0
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	1

present state next state

Figure 2:

There are 6 states and no reduction.
 Number of bits is 3 and we will use 3 D flip flops.
 Formula for determine number of d D flip flops:
 $(2^n \geq 6 \text{ --- } > n = 3)$

2.3 truth tables of D(A), D(B), D(C), Y

Take Present state: ABC , input: x , output: Y

AB \ CX	00	01	11	10
00	0	0	0	0
01	0	1	1	0
11	X	X	X	X
10	1	1	1	1

$D_A = A + BX$

Figure 3: Function for D(A)

SOP form $D(A) = F(A, B, C, x) = \sum(5, 7, 8, 9, 10, 11) + d(12, 13, 14, 15)$

AB \ CX	00	01	11	10
00	0	1	1	0
01	1	0	0	1
11	X	X	X	X
10	0	0	0	0

$D_B = Bx' + A'B'x$

Figure 4: Function for D(B)

SOP form $D(B) = F(A, B, C, x) = \sum(1, 3, 4, 6) + d(12, 13, 14, 15)$

AB \ CX	00	01	11	10
00	1	0	1	0
01	1	0	1	0
11	X	X	X	X
10	1	0	1	0

$D_C = C'X' + CX$
 $= C \odot X$ XNOR

Figure 5: Function for D(C)

SOP form $D(C) = F(A, B, C, x) = \sum(0, 3, 4, 7, 8, 11) + d(12, 13, 14, 15)$
 SOP form $Y = F(A, B, C) = \sum(5) + d(6, 7)$

A \ BC	00	01	11	10
0	0	0	0	0
1	0	1	X	X

$Y = AC$

Figure 6: Function for output

2.4 Circuit diagram




Figure 7: circuit

3 VERILOG CODES

3.1 code : dff.v

```
1 module dff (input d,
2             input rst,
3             input clk,
4             output reg q);
5
6 always @(posedge clk or posedge rst)
7 begin
8     if(rst)
9         q <= 0;
10    else
11        q <= d;
12    end
13 endmodule
```

3.2 code : machine-d.v

```
1 module machine_d(
2     input x,
3     input rst,
4     input clk,
5     output F
6 );
7 reg[2:0] present_state;    //ABC
8 wire[2:0] next_state;     //D(A)D(B)D(C)
9
10 //instantiating D flip flops (structural description and explicit association)
11 //Functions of D(A),D(B),D(C),Y are used here
12 dff D2( //for A
13     .d(present_state[2] | (present_state[1]&x)),
14     .rst(rst),
15     .clk(clk),
16     .q(next_state[2])
17 );
18 dff D1( //for B
19     .d((present_state[1]&x) | (~present_state[2]&(~present_state[1])&x)),
20     .rst(rst),
21     .clk(clk),
22     .q(next_state[1])
23 );
24 dff D0( //for C
25     .d((~present_state[0]&x) | (present_state[0]&x)),
26     .rst(rst),
27     .clk(clk),
28     .q(next_state[0])
29 );
30
31 always@ (rst or next_state) begin
32     if (rst) begin present_state <= 3'b000; end
33     else begin present_state <= next_state; end
34 end
35
36 assign F=(present_state[2] & present_state[0] ) ;
37 endmodule
```


4 Testbench Implementation

My test case is 11110111110000101010001 and I will take input from rightward.

```
1  module machine_d_tb();
2  //inputs
3      reg x;
4      reg clk;
5      reg rst;
6  //output
7      wire F;
8      integer i;
9      //instantiate the uut
10     machine_d uut (.x(x), .rst(rst), .clk(clk), .F(F));
11
12     //to give input to fsm I will use shifting
13     integer shift_amount;
14     reg [22:0] input_data;
15
16     initial begin
17         clk=1;
18         forever begin
19             #5; clk=~clk;
20         end
21     end
22
23     initial
24         #300
25         $finish;
26     initial begin
27         $dumpfile("machine_d.vcd");
28         $dumpvars;
29         input_data=23'b11110111110000101010001;
30         shift_amount=0;
31         rst=1; #15;
32         rst=0; #97;
33         rst=1; #3;
34         rst=0; #100;
35         rst=1; #4;
36         rst=0; #50;
37     end
38     //input sequence not completely synced with the clock
39     always@ (posedge clk ) begin
40         #1;
41         x=input_data >> shift_amount;
42         shift_amount=shift_amount+1;
43     end
44 endmodule
```

5 Results




Figure 8: Resulting Waveform



Figure 9: Resulting Waveform

In my input 11110111110000101010001:(from right to left)
first state 000: state will stay the same until reset time expires than:

present state + input — next state

$$000 + 1 = 010$$
$$010 + 0 = 011$$
$$011 + 0 = 010$$
$$010 + 0 = 011$$
$$011 + 1 = 101$$
$$101 + 0 = 100$$
$$100 + 1 - 100$$
$$100 + 0 = 101$$
$$101 + 1 = 101$$
$$101 + 0 = 100$$

reset — state = 000

$$000 + 0 = 001$$

$001 + 0 \rightarrow 000$
 $000 + 0 \rightarrow 001$
 $001 + 1 \rightarrow 011$
 $011 + 1 \rightarrow 101$
 $101 + 1 \rightarrow 101$
 $101 + 1 \rightarrow 101$
 $101 + 1 \rightarrow 101$
 $101 + 0 \rightarrow 100$
 $100 + 1 \rightarrow 100$
 $100 + 1 \rightarrow 100$
 reset \rightarrow state = 000
 $000 + 1 \rightarrow 010$
 $010 + 1 \rightarrow 100$

.....
 all the case tested.
 (6 states take input 0 and 1, give correct next states (we can check using state diagram))

References

- Reference 1 <https://www.fpga4student.com/2017/02/verilog-code-for-d-flip-flop.html>
- Reference 2 https://piazza.com/class/profile/get_resource/kska8e2rsbg1ja/kwt8vokjhja3pa

6 IMAGES in figure 9




Figure 10: Resulting Waveform



Figure 11: Resulting Waveform




Figure 12: Resulting Waveform