



HACETTEPE UNIVERSITY  
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2021 FALL

---

# BBM 233 VERILOG ASSIGNMENT 1

---

December 5, 2021

*Student name:*  
İrem CENGİZ

*Student Number:*  
b2200356006

# 1 Problem Definition

In first part, I will design a 2x4 decoder and implement it in Verilog HDL.

\*2x4 decoder: Two inputs are decoded into four outputs. One of these four outputs will be HIGH for each combination of inputs\*

In second part, I will design a 4-to-1 MUX and implement it in Verilog HDL.

\*In a 4-to-1 MUX, only one out of four inputs is selected as the output based on a 2-bit select signal\*




Figure 1: expected circuit

In last part, I will implement above figure using my decoder and mux.( I will use structural design)

## 2 Solution Implementation

### 2.1 2x4 decoder code

I obtained Boolean equations for the outputs D[0],D[1],D[2],D[3] from truth table.

I will use assign statements to implement each output signal to use dataflow design approach

```
1 module decoder_2x4(
2     input [1:0] A, //declaring 2 bit input
3     output [3:0] D //declaring 4 bit output
4 );
5
6     assign D[0] = ~A[1] & ~A[0];
7     assign D[1] = ~A[1] & A[0];
8     assign D[2] = A[1] & ~A[0];
9     assign D[3] = A[1] & A[0];
10
11 endmodule
```

## 2.2 4x1 multiplexer code

```
1 module mux_4x1(  
2     input [3:0] i,    //declaring 4 bit input  
3     input [1:0] s,    //declaring 2 bit selector  
4     output F          //declaring 1 bit output  
5 );  
6  
7     assign F = (~s[1] & ~s[0] & i[0]) | (~s[1] & s[0] & i[1]) |  
8     (s[1] & ~s[0] & i[2]) | (s[1] & s[0] & i[3]);  
9  
10    //s[1] ? (s[0] ? i[0] : i[1]) : (s[0] ? i[2] : i[3]);  
11    //we can use this formula too  
12  
13  
14 endmodule
```

## 2.3 circuit code

```
1 module circuit(  
2     input a,  
3     input b,  
4     input c,  
5     input d,  
6     output F  
7 );  
8  
9     wire [1:0] selector;          //selector of mux  
10    wire [1:0] decoder_input;  
11    wire [3:0] decoder_output;     //this will be input of mux  
12  
13    assign selector={c,d};         //we need 2 bit selector  
14    assign decoder_input={a,b};    // 2 bit input  
15  
16    //we need a decoder to implement expected circuit  
17    //structural description and explicit association  
18  
19    decoder_2x4 decoder(.A(decoder_input[1:0]), .D(decoder_output[3:0]));  
20    mux_4x1 mux(.i(decoder_output[3:0]), .s(selector[1:0]), .F(F));  
21  
22  
23 endmodule
```

## 3 Testbench Implementation

### 3.1 2x4 decoder test bench

```
1 module decoder_2x4_tb;
2     reg[1:0] A;    //declaring input as 2 bit reg
3     wire[3:0] D;   //declaring output as 4 bit net
4
5     //instantiate un t under test and explicit assotation
6     decoder_2x4 uut (.A(A), .D(D));
7
8     initial begin
9         $dumpfile("decoder_2x4_tb.vcd");
10        $dumpvars;
11
12        //initialize possible inputs
13        A[1]=0;   A[0]=0;
14        #20;
15
16        A[1]=0;   A[0]=1;
17        #20;
18
19        A[1]=1;   A[0]=0;
20        #20;
21
22        A[1]=1;   A[0]=1;
23        #20;
24
25        $finish;
26
27    end
28 endmodule
```

### 3.2 4x1 mux test bench

```
1 module mux_4x1_tb();
2   reg[3:0] i;    //declaring input 3 bit as reg
3   reg[1:0] s;    //declaring selector 2 bit as reg
4
5   wire F;        //declaring 1 bit output as net
6
7   //instantiate un t under test and explicit assotation
8   mux_4x1 uut(.i(i), .s(s), .F(F));
9
10  ///////      this part shows all 64 inputs and outputs
11  // initial begin
12  //      $dumpfile("mux_4x1.vcd");
13  //      $dumpvars;
14  //      i[3] = 1'b0;  i[2] = 1'b0;  i[1] = 1'b0;  i[0] = 1'b0;
15  //      s[1]=1'b0;  s[0]=1'b0;
16  //      #500
17  //      $finish;
18  // end
19  //      always #40 i[3]=~i[3];
20  //      always #20 i[2]=~i[2];
21  //      always #10 i[1]=~i[1];
22  //      always #5 i[0]=~i[0];
23  //      always #80 s[0]=~s[0];
24  //      always #160 s[1]=~s[1];
25  ///////
26
27  initial begin
28      $dumpfile("mux_4x1.vcd");
29      $dumpvars;
30
31      i=4'b0001;  s=2'b00; #5;
32      i=4'b1110;  s=2'b00; #5;
33      i=4'b0010;  s=2'b01; #5;
34      i=4'b1101;  s=2'b01; #5;
35      i=4'b0100;  s=2'b10; #5;
36      i=4'b1011;  s=2'b10; #5;
37      i=4'b1000;  s=2'b11; #5;
38      i=4'b0111;  s=2'b11; #5;
39      $finish;
40  end
41
42 endmodule
```

### 3.3 circuit test bench

```
1 module circuit_tb ();
2     reg a,b,c,d;    //declaring inputs as regs
3     wire F;         //declaring output as net
4
5     //instantiate un t under test and explicit assotation
6     circuit uut (.a(a) , .b(b) , .c(c) , .d(d) , .F(F));
7
8     initial begin
9
10        $dumpfile("circuit_tb.vcd");
11        $dumpvars;
12
13        // initialize all possible inputs
14        a=0; b=0; c=0; d=0; #5;      a=0; b=0; c=0; d=1; #5;
15        a=0; b=0; c=1; d=0; #5;      a=0; b=0; c=1; d=1; #5;
16        a=0; b=1; c=0; d=0; #5;      a=0; b=1; c=0; d=1; #5;
17        a=0; b=1; c=1; d=0; #5;      a=0; b=1; c=1; d=1; #5;
18        a=1; b=0; c=0; d=0; #5;      a=1; b=0; c=0; d=1; #5;
19        a=1; b=0; c=1; d=0; #5;      a=1; b=0; c=1; d=1; #5;
20        a=1; b=1; c=0; d=0; #5;      a=1; b=1; c=0; d=1; #5;
21        a=1; b=1; c=1; d=0; #5;      a=1; b=1; c=1; d=1; #5;
22        $finish;
23
24    end
25 endmodule
```

## 4 Waveforms

### 4.1 waveform for 2x4 decoder




Figure 2: Resulting Waveform




Figure 3: Resulting Waveform with my edit

## 4.2 waveform for 4x1 mux (64 input)




Figure 4: Resulting Waveform



### 4.3 waveform for 4x1 mux (expected 8 input)




Figure 5: Resulting Waveform




Figure 6: Resulting Waveform with my edit

#### 4.4 waveform for circuit




Figure 7: Resulting Waveform




Figure 8: Resulting Waveform with my edit

## 5 Result

I obtained 3 different waveforms from test benches and all waveforms came as expected waveforms. This shows that my decoder, mux and circuit are working correctly.

## 6 BONUS PART

### 6.1 8x1 mux code

```
1 module bonus(  
2     input a,  
3     input b,  
4     input c,  
5     input d,  
6     output F  
7 );  
8     //to implement given function I will create 8 input  
9     //a is selector2  
10    //b is selector1  
11    //c is selector0  
12    //d will be boolean equation for input cases  
13    wire [7:0]i; //declare i for input cases  
14  
15    //obtained equation from truth table  
16    //these inputs are always zero  
17    assign i[1]=0;      assign i[3]=0;  
18    assign i[4]=0;      assign i[6]=0;  
19  
20    //if a,b,c are 0 output will be ~d  
21    assign i[0]=~a&~b&~c&~d;  
22  
23    //if a,c are 0 and b is 1 output will be d  
24    assign i[2]=~a & b & ~c & d;  
25    //if a,c are 1 b is 0 output will be ~d  
26    assign i[5]= a & ~b & c & ~d;  
27    //if a,b,c are 1 output will be d  
28    assign i[7]= a & b & c & d;  
29  
30    //the following calculation can be used to find the correct input  
31    assign F =i[4*a + 2*b +c];  
32  
33 endmodule
```




Figure 9: Resulting Waveform




Figure 10: Resulting Waveform with my edit

## 6.2 8x1 mux waveform

When I test it using my testbench circuit-tb.v I got the expected result. The result for  $F(A, B, C, D) = (0, 5, 10, 15)$  function when selectors of 8x1 mux are a, b, c as the select signals s2, s1, s0 respectively.

## References

- Reference 1 <https://web.cs.hacettepe.edu.tr/~bbm231/files/VerilogIntro.pdf>
- Reference 2 <https://technobyte.org/verilog-multiplexer-4x1/>
- Reference 3 <https://cdn-uploads.piazza.com/paste/itmvmweb267cd/9d94a54942548e7ff1e9762d5517a65d0>  
*MoreVerilogExamplesOfCombinationalCircuits.pdf*
- Reference 4 <https://www.youtube.com/watch?v=Zk2mCKowUt4>
- Reference 5 <https://technobyte.org/verilog-multiplexer-4x1/>
- Reference 6 <https://iverilog.fandom.com/wiki/GTKWave>
- Reference 7 <http://munjalm.blogspot.com/2019/09/system-verilog-tasks-to-generate-vcd.html>
- Reference 8 Examples of last year...