

HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2021 Fall

Experiment 5 - Sequential Circuits in Verilog

December 22, 2021

Student name: İREM CENGİZ $Student\ Number: \\ b2200356006$

1 Problem Definition

In the movie, Bender's Big Score, a level 87 binary code is discovered. The code is used for paradox-free time travel. The problem is to design a finite state machine that would be used to test binary sequences generated by a generator module installed to Bender, which has a chance to trigger a lower level supernatural effect.

2 Solution Implementation

2.1 given state transition diagram

We will use this state diagram:




Figure 1: Diagram of the machine which recognizes at least two 1's and an odd number of 0's

2.2 convert the state transition diagram into a state transition table (binary coded state table).

 $\mathrm{Q2Q1Q0} = \mathrm{ABC}$, I : input

Q_2	Q ₁	Q ₀	1	Q ₂ *	Q ₁ *	Q ₀ *	output
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	0	0	0
0	1	1	0	0	1	0	0
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	1
present state next state							

Figure 2:

There are 6 states and no reduction. Number of bits is 3 and we will use 3 D flip flops. Formula for determine number of d D flip flops: $(2^n >= 6 - - - - - - > n = 3)$

2.3 truth tables of D(A), D(B), D(C), Y

Take Present state: ABC , input:x , output:Y




Figure 3: Function for D(A)

SOP form D(A) =
$$F(A, B, C, x) = \sum (5, 7, 8, 9, 10, 11) + d(12, 13, 14, 15)$$




Figure 4: Function for D(B)

SOP form D(B) =
$$F(A, B, C, x) = \sum (1, 3, 4, 6) + d(12, 13, 14, 15)$$




Figure 5: Function for D(C)

SOP form D(C) = $F(A, B, C, x) = \sum (0, 3, 4, 7, 8, 11) + d(12, 13, 14, 15)$ SOP form Y = $F(A, B, C) = \sum (5) + d(6, 7)$




Figure 6: Function for output

2.4 Circuit diagram




Figure 7: circuit

3 VERILOG CODES

$3.1 \quad code: dff.v$

```
1 module dff (input d,
                 input rst,
                 input clk,
3
                 output reg q);
4
5
    always @(posedge clk or posedge rst)
    begin
    if(rst)
     q \ll 0;
    else
10
    q <= d;
11
  end
12
13 endmodule
```

3.2 code: machine-d.v

```
module machine_d(
       input x,
2
       input rst,
3
       input clk,
4
       output F
6
       );
       reg[2:0] present_state;
                                    //ABC
       wire[2:0] next_state;
                                    //D(A)D(B)D(C)
8
       //instantiating D flip flops (structural description and explicit association)
10
       //Functions of D(A),D(B),D(C),Y are used here
       dff D2( //for A
12
            .d(present_state[2] | (present_state[1]&x)),
13
            .rst(rst),
14
            .clk(clk),
15
            .q(next_state[2])
16
       );
17
       dff D1( //for B
18
            .d((present_state[1] \& x) | (present_state[2] \& (present_state[1]) \& x)),
19
            .rst(rst),
20
            .clk(clk),
21
22
            .q(next_state[1])
       );
23
       dff DO( //for C
            .d((~present_state[0]&~x) | (present_state[0]&x)),
25
            .rst(rst),
26
            .clk(clk),
27
            .q(next_state[0])
       );
29
       always@ (rst or next_state) begin
32
           if (rst) begin present_state <= 3'b000; end</pre>
           else begin present_state <= next_state; end</pre>
33
34
       assign F=(present_state[2] & present_state[0] ) ;
36
   endmodule
```

4 Testbench Implementation

My test case is 111101111110000101010001 and I will take input from rightward.

```
module machine_d_tb();
  //inputs
3
       reg x;
       reg clk;
       reg rst;
   //output
       wire F;
       integer i;
       //instantiate the uut
9
       machine_d uut (.x(x), .rst(rst), .clk(clk), .F(F));
10
11
     //to give input to fsm I will use shifting
       integer shift_amount;
13
       reg [22:0] input_data;
14
15
       initial begin
16
            clk=1;
17
            forever begin
18
               #5; clk=~clk;
19
            end
20
       end
21
       initial
          #300
24
          $finish;
       initial begin
26
           $dumpfile("machine_d.vcd");
          $dumpvars;
28
            input_data=23'b111101111110000101010001;
            shift_amount=0;
           rst=1; #15;
31
           rst=0; #97;
           rst=1; #3;
33
           rst=0; #100;
           rst=1; #4;
35
            rst=0; #50;
36
37
      //input sequence not completely synced with the clock
       always@ (posedge clk ) begin
39
            #1;
40
            x=input_data >> shift_amount;
41
            shift_amount=shift_amount+1;
       end
43
   endmodule
```

5 Results



Figure 8: Resulting Waveform



Figure 9: Resulting Waveform

In my input 111101111110000101010001:(from right to left) first state 000: state will stay the same until reset time expires than: present state + input — next state $000+1-010 \\ 010+0-011 \\ 011+0-010 \\ 010+0-011 \\ 011+1-101 \\ 101+0-100 \\ 100+1-100 \\ 100+0-101 \\ 101+1-100 \\ 101+0-100 \\ reset — state = 000 \\ 000+0-001$

```
001 + 0 - 000
000 + 0 - 001
001 + 1 - 011
011 + 1 - 101
101 + 1 - 101
101 + 1 - 101
101 + 1 - 101
101 + 0 - 100
100 + 1 - 100
100 + 1 - 100
reset - state = 000
000 + 1 - 010
010 + 1 - 100
......
```

all the case tested.

(6 states take input 0 and 1, give correct next states (we can check using state diagram))

References

- $\bullet \ \ Reference\ 1\ https://www.fpga4student.com/2017/02/verilog-code-for-d-flip-flop.html$
- Reference 2 https://piazza.com/class_profile/get_resource/kska8e2rsbg1ja/kwt8vokjhja3pa

IMAGES in figure 9 6




Figure 10: Resulting Waveform



Figure 11: Resulting Waveform



Figure 12: Resulting Waveform