

Major Project Radix-4 Modified Booth Multiplier

Submitted by: Irfan Ahmad(2023PVL0089) & Md Mahtab Alam(2023PVL0093)

Submitted to: Assistant Professor Satyadev Ahlawat

November 2023

Introduction

A Radix-4 Booth Multiplier is a specific implementation of the Booth algorithm designed to further optimize the multiplication process by utilizing a radix-4 numeral system. It's an extension of the Radix-2 Booth Multiplier, which is based on a binary numeral system.

Problem Statement

Design a high-speed Radix-4 Multiplier with the following specifications:

- 1. The multiplier shall be based on Modified Booth Encoding Algorithm.
- 2. The operand size must be equal to 2 Bytes each.
- 3. Design the Multiplier in such a way that it can handle both 2s complement and unsigned multipliers. For addition of the Partial Products you have to use Carry Save Adder based implementation.
- 4. Add adequate comments in your VHDL code for readability.

Approach

A Radix-4 Booth Multiplier is a hardware circuit that performs multiplication using a radix-4 Booth encoding scheme. This encoding scheme reduces the number of partial products that need to be generated compared to a regular multiplier. The basic idea is to use a set of precomputed partial products and selectively add or subtract them based on the Booth encoding of the multiplier.

VHDL code of the simulation of the Radix 4-Booth Multiplier.

1) Code for generation of the booth encoded partial products.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity BoothMultiplier is
Port (
```

```
multiplier: in STD LOGIC VECTOR(15 downto 0);
  multplent: in STD LOGIC VECTOR(15 downto 0);
  Partial product 1: buffer STD LOGIC VECTOR(31 downto 0);
  Partial product 2: buffer STD LOGIC VECTOR(31 downto 0);
  Partial product 3: buffer STD_LOGIC_VECTOR(31 downto 0);
  Partial product 4: buffer STD LOGIC VECTOR(31 downto 0);
  Partial product 5: buffer STD LOGIC VECTOR(31 downto 0);
  Partial product 6: buffer STD LOGIC VECTOR(31 downto 0);
  Partial_product_7 : buffer STD_LOGIC_VECTOR(31 downto 0);
  Partial product 8: buffer STD LOGIC VECTOR(31 downto 0)
 );
end BoothMultiplier;
architecture Behavioral of BoothMultiplier is
begin
 process(multiplier)
 begin
 -- Initialization of partial product----
  Partial product 1 \le (others => '0');
   case multiplier(1 downto 0) is
    when "00" =>
     Partial product 1 \le (others => '0');
    when "01" =>
     Partial product 1(31 downto 0) <= Partial product 1(31 downto 16)&
multplent;
    when "10" =>
    Partial product 1(31 downto 0) <= not Partial product 1(31 downto 17) & ( not
multplcnt +1)&'0';
    when "11" =>
```

```
Partial product 1(31 downto 0) <= not Partial product 1(31 downto 16)&(not
multplcnt +1);
    when others =>
    Partial product 1 \le (others => '0');
   end case;
 end process;
 -- Partial_product_2
 process(multiplier)
 begin
  Partial product 2 \le (others => '0');
   case multiplier(3 downto 1) is
    when "000"|"111" =>
     Partial product 2 \le (others => '0');
    when "001" |"010" =>
     Partial_product_2(31 downto 0) <=Partial_product_2 (31 downto 18)&
multplcnt&"00";
    when "011" =>
     Partial product 2(31 downto 0) <= Partial product 2 (31 downto 19)&
multplcnt & "000";
    when "100" =>
     Partial product 2(31 downto 0) <=not Partial product 2 (31 downto 19)&( not
multplcnt +1)&"000";
    when "101" | "110" =>
     Partial product 2(31 downto 0) <= not Partial product 2 (31 downto 18)&not
multplcnt +1&"00";
    when others =>
```

```
Partial_product_2 <= (others => '0');
   end case;
 end process;
 -- Partial_product_3
 process(multiplier)
 begin
  Partial_product_3 <= (others => '0');
   case multiplier(5 downto 3) is
    when "000"|"111" =>
     Partial product 3 \le (others => '0');
    when "001" |"010" =>
     Partial product 3(31 downto 0) <=Partial product 3 (31 downto 20)&
multplcnt&"0000";
    when "011" =>
     Partial product 3(31 downto 0) <= Partial product 3 (31 downto 21)&
multplcnt & "00000";
    when "100" =>
     Partial product 3(31 downto 0) <=not Partial product 3 (31 downto 21)&( not
multplcnt +1)&"00000";
    when "101" | "110" =>
     Partial product 3(31 downto 0) <= not Partial product 3 (31 downto 20)&not
multplcnt +1&"0000";
    when others =>
     Partial product 3 \le (others => '0');
   end case;
 end process;
 -- Partial product 4
```

```
process(multiplier)
 begin
  Partial product 4 \le (others => '0');
   case multiplier(7 downto 5) is
    when "000"|"111" =>
     Partial product 4 \le (others => '0');
    when "001" |"010" =>
     Partial product 4(31 downto 0) <=Partial product 4 (31 downto 22)&
multplcnt &"000000";
    when "011" =>
     Partial product 4(31 downto 0) <=Partial product 4 (31 downto 23)&
multplent & "0000000";
    when "100" =>
     Partial product 4(31 downto 0) <= not Partial product 4 (31 downto 23)&( not
multplcnt +1)&"0000000";
    when "101" | "110" =>
     Partial product 4(31 downto 0) <= not Partial product 4 (31 downto 22)&not
multplcnt +1&"000000";
    when others =>
     Partial product 4 \le (others => '0');
   end case;
 end process;
 -- Partial_product_5
 process(multiplier)
 begin
  Partial product 5 \le (others => '0');
```

```
case multiplier(9 downto 7) is
    when "000"|"111" =>
     Partial product 5 \le (others => '0');
    when "001" |"010" =>
     Partial product 5(31 downto 0) <=Partial product 5 (31 downto 24)&
multplcnt&"00000000";
    when "011" =>
     Partial product 5(31 downto 0) <= Partial product 5 (31 downto 25)&
multplent & "000000000";
    when "100" =>
     Partial product 5(31 downto 0) <=not Partial product 5 (31 downto 25)&( not
multplcnt +1)&"000000000";
    when "101" | "110" =>
     Partial product 5(31 downto 0) <= not Partial product 5 (31 downto 24)&not
multplcnt +1&"00000000";
    when others =>
     Partial product 5 \le (\text{others} => '0');
   end case;
 end process;
 -- Partial_product_6
 process(multiplier)
 begin
  Partial product 6 \le (others => '0');
   case multiplier(11 downto 9) is
    when "000"|"111" =>
     Partial product 6 \le (others => '0');
    when "001" |"010" =>
     Partial product 6(31 downto 0) <=Partial product 6 (31 downto 26)&
multplcnt&"0000000000";
    when "011" =>
     Partial product 6(31 downto 0) <= Partial product 6 (31 downto 27)&
multplcnt & "00000000000";
    when "100" =>
```

```
Partial product 6(31 downto 0) <=not Partial product 6 (31 downto 27)&( not
multplcnt +1)&"00000000000;
    when "101" | "110" =>
     Partial product 6(31 downto 0) <= not Partial product 6 (31 downto 26)&not
multplcnt +1&"0000000000";
    when others =>
     Partial product 6 \le (others => '0');
   end case;
 end process;
 -- Partial product 7
 process(multiplier)
 begin
  Partial product 7 \le (others => '0');
   case multiplier(13 downto 11) is
    when "000"|"111" =>
     Partial product 7 \le (others => '0');
```

```
when "011" =>
```

when "001" |"010" =>

multplcnt &"000000000000";

Partial_product_7(31 downto 0) <=Partial_product_7 (31 downto 29)& multplcnt & "0000000000000";

Partial product 7(31 downto 0) <=Partial product 7 (31 downto 28)&

```
when "100" =>
```

Partial_product_7(31 downto 0) <=not Partial_product_7 (31 downto 29)&(not multplcnt +1)&"0000000000000";

```
when "101" | "110" =>
```

```
Partial product 7(31 downto 0) <= not Partial product 7 (31 downto 28)&not
multplcnt +1&"000000000000;
    when others =>
     Partial product 7 \le (others => '0');
   end case;
 -- Partial product 8
 end process;
process(multiplier)
 begin
  Partial product 8 \le (others => '0');
   case multiplier(15 downto 13) is
    when "000"|"111" =>
     Partial product 8 \le (others => '0');
    when "001" |"010" =>
     Partial_product_8(31 downto 0) <=Partial_product_8 (31 downto 30)&
multplcnt&"00000000000000";
    when "011" =>
     Partial product 8(31 downto 0) <= Partial product 8 (31)& multplent &
"000000000000000";
    when "100" =>
     Partial product 8(31 downto 0) <=not Partial product 8 (31)&( not multplcnt
+1)&"0000000000000000";
    when "101" | "110" =>
     Partial product 8(31 downto 0) <= not Partial product 8 (31 downto 30)&not
multplcnt +1&"00000000000000;
    when others =>
     Partial product 8 \le (others => '0');
   end case;
```

end process; end Behavioral; 2) Code of the addition of the partial products using Carry Save adder with a last stage of ripple carry adder. -----Carry Save adder and ripple carry adder section to sum partial products library ieee; use ieee.std logic 1164.all; use ieee.numeric std.all; entity booth multiplier is port(partial product 1,partial product 2,partial product 3,partial product 4,partial product _5,partial_product_6,partial_product_7,partial_product_8: in std_logic_vector(31 downto 0)); end booth multiplier; architecture arch of booth multiplier is signal co csa1 : std logic vector(31 downto 0); signal co csa2 : std logic vector(31 downto 0); signal co csa3 : std logic vector(31 downto 0); signal co csa4 : std logic vector(31 downto 0); signal co csa5 : std logic vector(31 downto 0); signal co csa6 : std logic vector(31 downto 0);

signal sum_csa1 : std_logic_vector(31 downto 0);

signal sum csa2 : std logic vector(31 downto 0);

signal sum csa3: std logic vector(31 downto 0);

signal sum csa4 : std logic vector(31 downto 0);

```
signal sum_csa5 : std_logic_vector(31 downto 0);
signal sum csa6 : std logic vector(31 downto 0);
SIGNAL rea sum: STD LOGIC VECTOR(31 DOWNTO 0);
SIGNAL rca cout: STD LOGIC;
signal cin to rea: std logic vector(31 downto 0);
component CSA is
port (p,q,r:in std_logic_vector(31 downto 0);
sm,cr: buffer std logic vector(31 downto 0));
end component;
COMPONENT rea is
    PORT (
      a, b: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      cin: IN STD LOGIC;
      sout: OUT STD LOGIC VECTOR(31 DOWNTO 0);
      cout: OUT STD LOGIC
    );
  END COMPONENT;
begin
 --stage1
       CSA port map (p => partial_product_1,q => partial_product_2,r =>
partial product 3,sm => sum csa1,cr => co csa1);
 --stage2
```

```
a1:CSA port map (p => sum_csa1,q => co_csa1,r => partial_product_4,sm => sum_csa2,cr
=> co csa2);
 --stage3
   a3:CSA port map (p => sum_csa2, q => co_csa2,r => partial_product_5, sm => sum_csa3
,cr => co csa3);
   --stage 4
   a4:CSA port map (p => sum csa3, q => co csa3, r => partial product 6, sm => sum csa4, cr
=> co_csa4);
   --stage5
   a5: CSA port map (p => sum csa4, q => co csa4, r => partial product 7, sm => sum csa5, cr
=> co csa5);
   --stage6
   a6: CSA port map (p => sum csa5, q => co csa5, r => partial product 8, sm => sum csa6, cr
=> co csa6);
 ----32 16 bit ripple carry adder
   Ripple carry adder: rca PORT MAP (a => sum csa6, b => co csa6, cin => '0', sout
=>rca sum, cout => rca cout);
 end arch;
library ieee;
use ieee.std logic 1164.all;
entity CSA is
 port (p,q,r: in std logic vector(31 downto 0);
 sm,cr: buffer std logic vector(31 downto 0));
end CSA;
```

```
architecture behavioural of CSA is
 begin
PROCESS(p, q, r)
VARIABLE c: STD_LOGIC_VECTOR(31 DOWNTO 0);
BEGIN
FOR i IN 0 TO 31 LOOP
sm(i) \le p(i) XOR q(i) XOR r(i);
c(i) := (p(i) \text{ AND } q(i)) \text{ OR } (p(i) \text{ AND } r(i)) \text{ OR } (q(i) \text{ AND } r(i));
END LOOP;
cr \leq c;
end process;
end behavioural;
----ripple carry adder
LIBRARY ieee;
USE ieee.std_logic_1164.all;
entity rca IS
port (a, b: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
cin: IN STD_LOGIC;
sout: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
cout: OUT STD LOGIC);
```

```
end rca;
ARCHITECTURE structure OF rca IS
signal cin_to_rca: std_logic_vector(31 downto 0);
BEGIN
PROCESS(a, b, cin)
variable d: STD_LOGIC_VECTOR(31 DOWNTO 0);
BEGIN
d(0) := cin;
FOR i IN 1 TO 31 LOOP
sout(i) \le a(i) XOR b(i) XOR d(i);
d(i) := (a(i) \text{ AND } b(i)) \text{ OR } (a(i) \text{ AND } d(i-1)) \text{ OR } (b(i) \text{ AND } d(i-1));
END LOOP;
cout \le d(31);
cin_to_rca <= d;
END PROCESS;
```

END ARCHITECTURE;

Results

1) Generation of Booth Encoded partial products.




Figure 2: Generation of Booth Encoded partial products.

2) Addition of the partial products using Carry Save Adders.




Figure 3: Inputs to the Carry Save Adder which are the Booth Encoded partial products.

3) Output of the Carry Save Adder.




Figure 4: Intermediate signals of the Carry Save Adder producing inputs to the Ripple Carry Adder

Conclusion

Multiplication is done very faster as the number of the partial products are reduced.