

ACCELERATED CHIP DESIGN CYCLE WORKSHOP: HIGH-LEVEL SYNTHESIS

This workshop is intended to provide the participants with the necessary skills to create high-level synthesis IPs using the Vitis HLS tool flow. Various techniques and directives inherent to Vitis HLS to improve the design performance are also introduced in detail

The labs have been developed and tested on Windows 10 professional and Ubuntu 20.04 machines and using Vivado HLS 2018.2 and Vitis HLS 2022.1 version tools. Linux machine to run the Vitis HLS tool is more recommended though.

Labs Overview:

Lab1: Vitis HLS Design Flow

This lab provides a basic introduction to high-level synthesis using the Vitis HLS tool flow. You will use Vitis HLS in GUI mode to create a project. You will simulate, synthesize, and implement the provided design.

Lab2: Improving Performance

This lab introduces various techniques and directives which can be used in Vitis HLS to improve design performance. The design under consideration accepts an image in a (custom) RGB format, converts it to the Y'UV color space, applies a filter to the Y'UV image and converts it back to RGB.

Lab3: Improving Area and Resource Utilization

This lab introduces various techniques and directives which can be used in Vitis HLS to improve design performance as well as area and resource utilization. The design under consideration performs discrete cosine transformation (DCT) on an 8x8 block of data.

Lab1: Vitis HLS Design Flow

Introduction:

This lab provides a basic introduction to high-level synthesis using the Vitis HLS tool flow. You will use Vitis HLS in GUI mode to create a project. You will simulate, synthesize, and implement the provided design.

Objectives:

After completing this lab, you will be able to:

- Create a new project using Vitis HLS GUI
- Simulate a C design by using a self-checking test bench
- Synthesize the design
- Perform design analysis using the Analysis Perspective
- Perform co-simulation on a generated RTL design by using a provided C test bench
- Implement the design

Steps:


STEP 1: Create a New Project

Create a new project in Vitis HLS targeting Zynq xc7z020clg400-1.


1. Invoke Vitis HLS in GUI mode by typing **vitis_hls** in Linux or double clicking on **Vitis HLS 2022.1** icon in Windows environment.




2. In the Getting Started GUI, click on **Create Project**. The **New Vitis HLS Project** wizard opens.
3. Click the Browse... button of the Location and browse to **{labs}/lab1** creating sub-folders as necessary, and then click **OK**.
4. For project name, type **matrixmul**.



5. Click **Next**
6. In the *Add/Remove Files* window, type **matrixmul** as the Top Function name (the provided source file contains the function, to be synthesized, called matrixmul).
7. Click the **Add Files...** button, select *matrixmul.cpp* file from the {labs}\lab1 folder, and then click **Open**.
8. Click **Next**.
9. In the *Add/Remove Files* for the testbench, click the **Add Files...** button, select *matrixmul_test.cpp* file from the {labs}\lab1 folder and click **Open**.
10. Select the **matrixmul_test.cpp** in the files list window and click the **Edit CSIMFLAG...** button, type **-DHW_COSIM**, and click **OK**. (This defines a custom flag that will be used later.)
11. Click **Next**.
12. In the *Solution Configuration* page, leave Solution Name field as **solution1** and set the clock period as **10**.
13. Click the ... (browse) button in the *Part Selection* section.
14. In the *Device Selection Dialog* page, select **Parts Selection** field, enter **xc7z020clg400-1** in the *Search* field and click **OK**:
Alternatively, click on **Boards** and select **pyrq-z2**. This will set the **Part** to **xc7z020clg400-1**.



- Click **Finish**. You will see the created project in the Explorer view. Expand various sub-folders to see the entries under each sub-folder.



16. Double-click on the **matrixmul.cpp** under the source folder to open its content in the information pane.


```
57#include "matrixmul.h"
58
59void matrixmul(
60    mat_a_t a[MAT_A_ROWS][MAT_A_COLS],
61    mat_b_t b[MAT_B_ROWS][MAT_B_COLS],
62    result_t res[MAT_A_ROWS][MAT_B_COLS])
63{
64    // Iterate over the rows of the A matrix
65    Row: for(int i = 0; i < MAT_A_ROWS; i++) {
66        // Iterate over the columns of the B matrix
67        Col: for(int j = 0; j < MAT_B_COLS; j++) {
68            // Do the inner product of a row of A and col of B
69            res[i][j] = 0;
70            Product: for(int k = 0; k < MAT_B_ROWS; k++) {
71                res[i][j] += a[i][k] * b[k][j];
72            }
73        }
74    }
75}
```

The Design under consideration

It can be seen that the design is a matrix multiplication implementation, consisting of three nested loops. The *Product* loop is the inner most loop performing the actual Matrix elements product and sum. The *Col* loop is the outer-loop which feeds the next column element data with the passed row element data to the Product loop. Finally, *Row* is the outer-most loop. The `res[i][j]=0` (line 79) resets the result every time a new row element is passed and new column element is used.

STEP 2: Run C Simulation

1. Select **Project > Run C Simulation**, and click **OK** in the C Simulation Dialog windows. The files will be compiled and you will see the output in the Console window.



```
Vitis HLS Console
INFO: [HLS 200-1510] Running: add_files matrixmul.cpp
INFO: [HLS 200-10] Adding design file 'matrixmul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb matrixmul_test.cpp -cflags -DHW_COSIM
INFO: [HLS 200-10] Adding test bench file 'matrixmul_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado
INFO: [HLS 200-10] Opening solution '/home/xup/hls/labs/lab1/matrixmul/solution1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet
INFO: [SIM 211-2] ***** CSIM start *****
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Compiling ../../../../matrixmul_test.cpp in debug mode
Compiling ../../../../matrixmul.cpp in debug mode
Generating csim.exe
{
  {970,906,942}
  {1086,1131,1176}
  {1302,1356,1410}
}
Test passed.
```

2. Double-click on **matrixmul_test.cpp** under **testbench** folder in the Explorer to see the content.

You should see two input matrices initialized with some values and then the code that executes the algorithm. If **HW_COSIM** is defined (as was done during the project set-up) then the **matrixmul** function is called and compares the output of the computed result with the one returned from the called function, and prints **Test passed** if the results match. If **HW_COSIM** had not been defined then it will simply output the computed result and not call the **matrixmul** function.


STEP 3: Run Debugger

Run the application in debugger mode and understand the behavior of the program.

1. Select **Project > Run C Simulation**. Select the **Launch Debugger** option and click **OK**.


The application will be compiled with **-g** option to include the debugging information, the compiled application will be invoked, and the debug perspective will be opened automatically.

2. The *Debug* perspective will show the **matrixmul_test.cpp** in the source view, **argc** and **argv** variables defined in the *Variables* view, thread created and the program suspended at the **main()** function entry point in *Debug* view.




A Debug perspective

3. Scroll-down in the *source* view, and double-click in the blue margin at line 105 where it is about to output "{" in the output console window. This will set a break-point at line 105. The breakpoint is marked with a blue circle, and a tick.



4. Similarly, set a breakpoint at line 101 on the matrixmul() function
5. Using the **Step Over (F6)** button several times, observe the execution progress, and observe the variable values updating, as well as computed software result.




6. Now click the **Resume** button or **F8** to complete the software computation and stop at line 101.
7. Observe the following computed software result in the variables view.

Name	Type	Value
sw_result[0]	result_t [3]	0x7fffffff4c0
sw_result[1]	result_t	870
sw_result[2]	result_t	906
sw_result[3]	result_t	942
sw_result[4]	result_t [3]	0x7fffffff4c6
sw_result[5]	result_t	1086
sw_result[6]	result_t	1131
sw_result[7]	result_t	1176
sw_result[8]	result_t [3]	0x7fffffff4cc
sw_result[9]	result_t	1302
sw_result[10]	result_t	1356
sw_result[11]	result_t	1410
err_cnt	int	0

Software computed result

8. Click on the **Step Into (F5)** button to traverse into the **matrixmul** module, the one that we will synthesize, and observe that the execution is paused on line 75 of the module.
9. Using the **Step Over (F6)** several times, observe the computed results. Once satisfied, you can use the **Step Return (F7)** button to return from the function.
10. The program execution will suspend at line 105 as we had set a breakpoint. Observe the software and hardware (function) computed results in the Variables view.



The screenshot shows the 'Variables' window of a debugger. It displays two main variables: **hw_result** and **sw_result**, both of type `result_t [3][3]`. Each is expanded to show its elements. The **hw_result** array contains values: `0x7fffffff4e0`, `0x7fffffff4e6`, and `0x7fffffff4ec`. The **sw_result** array contains values: `0x7fffffff4c0`, `0x7fffffff4c6`, and `0x7fffffff4cc`. Each element is further expanded to show its components: `result_t` (870), `result_t` (906), and `result_t` (942).

Name	Type	Value
hw_result	result_t [3][3]	0x7fffffff4e0
hw_result[0]	result_t [3]	0x7fffffff4e0
hw_result[0][0]	result_t	870
hw_result[0][1]	result_t	906
hw_result[0][2]	result_t	942
hw_result[1]	result_t [3]	0x7fffffff4e6
hw_result[2]	result_t [3]	0x7fffffff4ec
sw_result	result_t [3][3]	0x7fffffff4c0
sw_result[0]	result_t [3]	0x7fffffff4c0
sw_result[0][0]	result_t	870
sw_result[0][1]	result_t	906
sw_result[0][2]	result_t	942
sw_result[1]	result_t [3]	0x7fffffff4c6

Computed results

11. Set a breakpoint on line 134 (`return err_cnt;`), and click on the **Resume** button. The execution will continue until the breakpoint is encountered. The console window will show the results as seen earlier.
12. Press the **Resume** button or **Terminate** button to finish the debugging session.

STEP 4: Synthesize the Design

Switch to Synthesis view and synthesize the design with the defaults. View the synthesis results and answer the question listed in the detailed section of this step.

1. Switch to the Synthesis view by clicking the **Exit Debug** button.
2. Select **Solution > Run C Synthesis > Active Solution** or click on the button to start the synthesis process.
3. When synthesis is completed, the Synthesis Results will be displayed along with the Outline pane. Using the Outline pane, one can navigate to any part of the report with a simple click.

Synthesis Summary Report of 'matrixmul'

General Information

Date: Tue Feb 8 22:14:53 2022

Version: 2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)

Project: matrixmul

Solution: solution1 (Vivado IP Flow Target)

Product family: zynq

Target device: xc7z020-clg400-1

Timing Estimate

Target	Estimated	Uncertainty
10.00 ns	8.270 ns	2.70 ns

Performance & Resource Estimates


Modules

Loops

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trips Count	Pipelined	BRAM	DSP	FF	LUT	URAM
matrixmul	0 Violation			-	24	240.000	-	-	-	no	0	2	117	393	0
flow_col	0 Violation	Resource Limitation		-	22	220.000	7	-	8	yes	-	-	-	-	-

Report view after synthesis is completed

- If you expand **solution1** in Explorer, several generated files including report files will become accessible.



Explorer view after the synthesis process.

Note that when the **syn** folder under the Solution1 folder is expanded in the *Explorer* view, it will show **report**, **verilog**, and **vhdl** sub-folders under which report files, and generated source (vhdl, verilog, header, and cpp) files can be found. By double-clicking any of these entries will open the corresponding file in the information pane.

Also note that if the target design has hierarchical functions, reports corresponding to lower-level functions are also created.

5. The **Synthesis** Report shows the performance and resource estimates as well as estimated latency in the design.
6. Using scroll bar on the right, scroll down into the report and answer the following question.

Question 1 Answer the following question:

Estimated clock period:

Worst case latency:

Number of DSP48E used:

Number of FFs used:

Number of LUTs used:

7. The report also shows the top-level interface signals generated by the tools.

Interface					
Summary					
RTL Ports	Dir	Bits	Protocol	Source Object	C Type
ap_local_block	out	1	ap_ctrl_hs	matrixmul	return value
ap_local_deadlock	out	1	ap_ctrl_hs	matrixmul	return value
ap_clk	in	1	ap_ctrl_hs	matrixmul	return value
ap_rst	in	1	ap_ctrl_hs	matrixmul	return value
ap_start	in	1	ap_ctrl_hs	matrixmul	return value
ap_done	out	1	ap_ctrl_hs	matrixmul	return value
ap_idle	out	1	ap_ctrl_hs	matrixmul	return value
ap_ready	out	1	ap_ctrl_hs	matrixmul	return value
a_address0	out	4	ap_memory	a	array
a_ce0	out	1	ap_memory	a	array
a_q0	in	8	ap_memory	a	array
a_address1	out	4	ap_memory	a	array
a_ce1	out	1	ap_memory	a	array
a_q1	in	8	ap_memory	a	array
b_address0	out	4	ap_memory	b	array
b_ce0	out	1	ap_memory	b	array
b_q0	in	8	ap_memory	b	array
b_address1	out	4	ap_memory	b	array
b_ce1	out	1	ap_memory	b	array
b_q1	in	8	ap_memory	b	array
res_address0	out	4	ap_memory	res	array
res_ce0	out	1	ap_memory	res	array
res_we0	out	1	ap_memory	res	array
res_d0	out	16	ap_memory	res	array


Generated interface signals

You can see **ap_clk**, **ap_rst**, **ap_idle** and **ap_ready** control signals are automatically added to the design by default. These signals are used as handshaking signals to indicate when the design is ready to begin the next computation command (**ap_ready**), when the next computation is started (**ap_start**), and when the computation is completed (**ap_done**). Other signals are generated based on the input and output signals in the design and their default or specified interfaces.


STEP 5: Analyze using Analysis Perspective

Switch to the Analysis Perspective and understand the design behavior.

1. Select **Solution > Open Schedule Viewer** or click on *Analysis* button to open the analysis viewer. The Analysis perspective consists of 4 panes as shown below. Note that the module and loops hierarchies are displayed unexpanded by default. The **Module Hierarchy** pane shows both the performance and area information for the entire design and can be used to navigate through the hierarchy. The **Performance Profile** pane is visible and shows the performance details for this level of hierarchy. The information in these two panes is similar to the information reviewed earlier in the synthesis report. The **Schedule Viewer** is also shown in the right-hand side pane. This view shows how the operations in this particular block are scheduled into clock cycles.




2. Click on > of loop **Row** to expand.



Performance matrix showing top-level Row operation

From this we can see that there is an add operation performed. This addition is likely the counter to count the loop iterations, and we can confirm this.

3. Select the block for the **adder**, right-click and select **Goto Source**. The source code pane will be opened, highlighting line 75 where the loop index is being tested and incremented.




Cross probing into the source file

- Click on the **Synthesis** tool bar button to switch back to the Synthesis view.

STEP 6: Run C/RTL Co-simulation

Run the C/RTL Co-simulation with the default settings of VHDL. Verify that the simulation passes.

- Select **Solution>Run C/RTL Cosimulation** to open the dialog box so the desired simulations can be selected and run. A **C/RTL Co-simulation Dialog box** will open.
- Make sure the **VHDL** option is selected. This allows the simulation to be performed using VHDL. To perform the verification using Verilog, you can select Verilog.



- Click **OK** to run the VHDL simulation. The C/RTL Co-simulation will run, generating and compiling several files, and then simulating the design. It goes through three stages:
 - First, the VHDL test bench is executed to generate input stimuli for the RTL design
 - Second, an RTL test bench with newly generated input stimuli is created and the RTL simulation is then performed

- Finally, the output from the RTL is re-applied to the VHDL test bench to check the results. In the console window you can see the progress and also a message that the test is passed. This eliminates writing a separate testbench for the synthesized design.

```

***** xsim v2021.2 (64-bit)
**** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
**** IP Build 3369179 on Tue Oct 21 00:25:16 MDT 2021
** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim (matrixmul) - autosubwcfg -tclbatch (matrixmul.tcl)
Time resolution is 1 ps
source matrixmul.tcl
## run all
Note: simulation done!
Time: 455 ns, Iteration: 1, Process: /apb00/matrixmul_top/generate_sim_dome_proc File: /home/raj/vls/labs/lab1/matrixmul/solution1/sim/vhdl/matrixmul_autob.vhd
Failure: W0000L0007 (note: failure is to force the simulator to stop)
Time: 455 ns, Iteration: 1, Process: /apb00/matrixmul_top/generate_sim_dome_proc File: /home/raj/vls/labs/lab1/matrixmul/solution1/sim/vhdl/matrixmul_autob.vhd
$finish called at time: 455 ns
## quit
INFO: [Common 17-388] Exiting xsim at Sun Feb 13 22:27:52 2022...
INFO: [COSIM 202-158] Starting C post checking...
{
  (076,900,942)
  (1086,1132,1178)
  (1192,1358,1438)
}
Test passed.
INFO: [COSIM 202-3888] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 202-233] It is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to r
INFO: [HLS 200-111] Finished Command co-sim design CPU user time: 14.63 seconds, CPU system time: 2.06 seconds, Elapsed time: 45.73 seconds, current allocated memory:
INFO: [HLS 200-112] Total CPU user time: 14.75 seconds, Total CPU system time: 4.93 seconds, Total elapsed time: 63.8 seconds, peak allocated memory: 288.678 MB.
Finisher C/RTL co-simulation.

```

Console view showing simulation progress

- Once the simulation verification is completed, the simulation report tab will open showing the results. The report indicates if the simulation passed or failed. In addition, the report indicates the measured latency and interval. Since we have selected only VHDL, the result shows the latencies and interval (initiation) which indicates after how many clock cycles later the next input can be provided.

Cosimulation Report for 'matrixmul'

General Information

Date:Sun Feb 13 22:45:03 CST 2022

Version:2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)

Project:matrixmul

Status:Pass

Solution:solution1 (Vivado IP Flow Target)

Product family:zynq

Target device:xc7z020-clg400-1

Cosim Options

Tool:Vivado XSIM

Dump Trace:all

RTL:VHDL

Performance Estimates


Modules & Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
matrixmul				22	22	22
Row_Col				23	23	23

Co-simulation results

STEP 7: Viewing Simulation Results in Vivado

Run Verilog simulation with Dump Trace option selected.


- Select **Solution > Run C/RTL Cosimulation** to open the dialog box so the desired simulations can be run.
- Click on the **Verilog** Selection option.
Optionally, you can click on the drop-down button and select the desired simulator from the available list of Vivado XSim, ModelSim and Riviera.
- Select **All** for the *Dump Trace* option and click **OK**.




When RTL verification completes the co-simulation report automatically opens showing the Verilog simulation has passed (and the measured latency and interval). In addition, because the *Dump Trace* option was used and Verilog was selected, two trace files entries (**matrixmul.wcfg** and **matrixmul.wdb**) can be seen in the Verilog simulation directory.




The Cosimulation report shows the test was passed for Verilog along with latency and Interval results.



Analyze the dumped traces

1. Click on the  button on tools bar to open the wave viewer. This will start Vivado and open the wave viewer.
2. Click on the **Zoom Fit** tool button to see the entire simulation of one iteration.
3. Select **a_address0** in the waveform window, right-click and select **Radix > Unsigned Decimal**. Similarly, do the same for **b_address0**, **a_address1**, **b_address1** and **res_address0** signals.
4. Similarly, set the **a_q0**, **b_q0**, **a_q1**, **b_q1** and **res_d0** radix to **Signed Decimal**. You should see the output similar to the one shown below:




Note that as soon as **ap_start** is asserted, **ap_idle** has been de-asserted indicating that the design is in computation mode. The **ap_idle** signal remains de-asserted until **ap_done** is asserted, indicating completion of the process.

5. View various part of the simulation and try to understand how the design works.
6. When done, close Vivado by selecting **File > Exit**. Click **OK** if prompted, and then **Discard** to close the program without saving.

STEP 8: Export RTL and Implement

In Vitis HLS, export the design, selecting VHDL as a language, and run the implementation by selecting Evaluate option.

1. In Vitis HLS, select **Solution > Export RTL** to open the dialog box. An Export RTL Dialog box will open.



A Export RTL Dialog box

With default settings (shown above), the IP packaging process will run and create a package for the Vivado IP Catalog. Other options, available from the drop-down menu, are to create a Vivado IP for System Generator.

2. Select Solution>Implementation to open the dialog box
3. Click on the drop-down menu of the **RTL** field and select **VHDL**.

4. Click on the *RTL Synthesis, Place & Route* check box to run the implementation tool.



The image shows the 'Run Vivado RTL Synthesis/Place & Route' dialog box. It has a title bar 'Run Implementation' and a subtitle 'Run Vivado RTL Synthesis/Place & Route'. There are two radio buttons: 'RTL Synthesis' (unselected) and 'RTL Synthesis, Place & Route' (selected). Below these are fields for 'RTL' (set to 'vhdl'), 'Clock Period' (set to '10'), 'Generate DCP' (unchecked), and 'IP Location' (empty) with a 'Browse...' button. The 'Vivado IP' section has 'IP OOC XDC File' and 'IP XDC File' fields, each with a 'Browse...' button. The 'RTL Synthesis Options' section has 'RTL Synthesis Strategy' (set to 'default') and 'Synth Design Arguments' (set to '-directive sdx_optimization_effort_high'). The 'Place & Route Options' section has 'Run Physical Optimizations' (set to 'none') and 'Implementation Strategy' (set to 'default'). The 'Report Options' section has 'Report Level' (set to '2') and 'Max Timing Paths' (set to '10'). At the bottom right is a checkbox 'Do not show this dialog again' (unchecked). At the bottom are 'Cancel' and 'OK' buttons. A footer bar at the very bottom says 'Selecting Evaluate options:'.

Run Implementation

Run Vivado RTL Synthesis/Place & Route

☐ RTL Synthesis
☒ RTL Synthesis, Place & Route

RTL:

Clock Period:

Generate DCP: ☐

IP Location: Browse...

Vivado IP:

IP OOC XDC File: Browse...

IP XDC File: Browse...

RTL Synthesis Options:

RTL Synthesis Strategy:

Synth Design Arguments:

Place & Route Options:

Run Physical Optimizations:

Implementation Strategy:

Report Options:

Report Level:

Max Timing Paths:

☐ Do not show this dialog again

Cancel OK

Selecting Evaluate options:

5. Click **OK** and the implementation run will begin.

You can observe the progress in the Vitis HLS Console window. It goes through several phases:

- Exporting RTL as an IP in the IP-XACT format
- RTL evaluation, where it goes through Synthesis and then through Placement and Routing.

```

Implementation tool: Xilinx Vivado v.2021.2
Project:            matrixmul
Solution:           solution1
Device target:      xc7z020-clg400-1
Report date:        Sun Feb 13 23:14:14 CST 2022

==== Post-Synthesis Resource usage ====
SLICE:              0
LUT:                114
FF:                 53
DSP:                2
BRAM:               0
URAM:               0
LATCH:              0
SRL:                0
CLB:                0

==== Final timing ====
CP required:         10.000
CP achieved post-synthesis: 8.496
Timing met

```

Console view

When the run is completed the implementation report will be displayed in the information pane.

Export Report for 'matrixmul'

General Information

Report date: Sun Feb 13 23:14:14 CST 2022
 Project: matrixmul
 Solution: solution1
 Device target: xc7z020-clg400-1
 Implementation tool: Xilinx Vivado v.2021.2

Run Constraints & Options

Name	Value
▶ Design Constraints & Options	
▶ RTL Synthesis Options	
▶ Reporting Options	

Resource Usage

	VHDL
SLICE	0
LUT	114
FF	53
DSP	2
BRAM	0
URAM	0
LATCH	0
SRL	0
CLB	0

Final Timing

	VHDL
CP required	10.000
CP achieved post-synthesis	8.496

Timing met

Implementation results in Vitis HLS


Observe that the timing constraint was met, the achieved period, and the type and amount of resources used.

6. Expand the Verilog and vhdI sub-folders and observe that the Verilog sub-folder only has the rtl file whereas the vhdI sub-folder has several files and sub-folders as the synthesis and implementation runs were made for it.

It includes **project.xpr** file (the Vivado project file), **matrixmul.xdc** file (timing constraint file), **project.runs** folder (which includes **synth_1** and **impl_1** sub-folders created by the synthesis and implementation runs) among others.



7. Expand the **ip** folder and observe the IP packaged as a zip file (**xilinx_com_hls_matrixmul_1_0.zip**), ready for adding to the Vivado IP catalog.



8. Close Vitis HLS by selecting **File > Exit**.

CONCLUSION

In this lab, you completed the major steps of the high-level synthesis design flow using Vitis HLS. You created a project, adding source files, synthesized the design, simulated the design, and implemented the design. You also learned how to use the Analysis capability to understand the scheduling and binding.

References:

https://xilinx.github.io/xup_high_level_synthesis_design_flow/Lab1.html