AG35-Quecopen

Reference Design

LTE Module Series

Rev. AG35-Quecopen_Reference_Design_V1.1

Date: 2018-09-21

Status: Released

Our aim is to provide customers with timely and comprehensive service. For any assistance, please contact our company headquarters:

Quectel Wireless Solutions Co., Ltd.
7th Floor, Hongye Building, No.1801 Hongmei Road, Xuhui District, Shanghai 200233, China
Tel: +86 21 5108 6236
Email: info@quectel.com

Or our local office. For more information, please visit:
http://www.quectel.com/support/sales.htm

For technical support, or to report documentation errors, please visit:
http://www.quectel.com/support/technical.htm
Or email to: support@quectel.com

GENERAL NOTES

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

COPYRIGHT

About the Document

History

Revision	Date	Author	Description
1.0	2018-06-05	Canice CHEN	Initial
1.1	2018-09-21	Canice CHEN	1. Updated schematic designs relating USB. 2. Updated the power supply block diagram in Sheet 3. 3. Updated the notes for “VBAT Design” section in Sheet 4. 4. Updated the schematic designs and the notes in Sheet 8. 5. Added sensor design in Sheet 13. 6. Changed Q0401/Q0402/Q0602/Q1002/Q1501 from digital transistors to MOS transistors and updated their corresponding circuit designs.

Contents

1 Reference Design

1.1. Introduction

This document provides the reference design for Quectel AG35-Quecopen module.

1.2. Schematics

The schematics illustrated in the following pages are provided for your reference only.

Module Interface



Notes:

1. ADC pin cannot be directly connected to the power supply and must not exceed the voltage range.
2. Keep all RESERVED and unused pins unconnected, and ensure all GND pins are connected to the ground network.
3. PCM_***_BT network is used for communication with AF20 module. CODEC_PCM_*** network is used for communication with codec.
4. Pins 59, 65, 67, 144, 145, 146, 147, 149 and 159 must be at low level before the module starts up successfully, Pin 80 cannot be pulled down before power-up.
5. The module supports analog audio which is optional, and digital audio through PCM interface (pin 65~pin 68). The two functions cannot be used synchronously.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 1 OF 15	DATE 2018/9/21

MCU Interface



Notes:

1. U0201 represents customer's MCU.
2. Transistor circuits (Q0201~Q0203, Q0208) are used for level translation.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 2 OF 15	DATE 2018/9/21

Power Supply Design (Part 1)

Block Diagram for DC-DC Application

A DC-DC converter is used to convert a high input voltage into 3.8V and 3.3V outputs, and then the LDOs will generate 3.3V and 1.8V typical voltages.



DC-DC Design



Supply Power for Module

Supply Power for AF20, eMMC, PHY and Sensor

Note:

The power supply must be able to provide sufficient current up to 3A or more.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 3 OF 15	DATE 2018/9/21

Power Supply Design (Part 2)

VBAT Design



Notes:

1. The zener diode D0401 will generate 1.3mA leakage current under 3.8V power supply. Therefore, if VBAT is stable, then D0401 can be reserved and not mounted.
2. The power supply must be able to provide sufficient current up to 2A or more.
3. VBAT should be routed in star mode to VBAT_BB and VBAT_RF pins.
4. The recommended operating voltage of VBAT is 3.3V~4.3V.

Supply Power for AF20



Note:
The RC circuit, which is assembled with R0417 and C0427, is used to delay the start-up of MOSFET switch circuit.

Supply Power for PCM Codec





Note:
CODEC_POWER_EN must be at low level in order to ensure normal work of PCM Codec.
If VDD_CODEC power supply needs to be switched off, please keep CODEC_POWER_EN at high level.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 4 OF 15	DATE 2018/9/21

UART and (U)SIM Design

UART Level Translation - IC Solution (Recommended)



UART Level Translation - Transistor Solution



Notes:

1. It is recommended to use the voltage level translation IC solution.
   The transistor circuit solution is not suitable for applications with high baud rates exceeding 460Kbps.
2. The supply voltage range of VCCA should not exceed that of VCCB. For more information about TXS0104E-Q1, please refer to the datasheet from TI.
3. If high baud rate is needed, it is highly recommended to install four 1nF capacitors (C0507/C0508 /C0509/C0510) on transistor circiuts.

(U)SIM Interface



Notes:

1. The decouple capacitor of VDD_USIM should be less than 1uF and must be near to (U)SIM card connector.
2. AG35-Quecopen module provides an input pin (USIM_PRESENCE) to detect whether the (U)SIM card exists or not. It supports both low level and high level detections.
   For more details, please refer to *Quectel_AG35-Quecopen_Hardware_Design*.
3. R0503~R0505 are applied to suppress the EMI spurious transmission and enhance the ESD protection.
4. It is recommended to take electrostatic discharge (ESD) protection measures near the (U)SIM card connector. The TVS diode with junction capacitance less than 10 pF must be placed as close as possible to the (U)SIM card connector.
5. R0501 can improve anti-jamming capability of the (U)SIM circuit and it should be placed close to the (U)SIM card connector.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 5 OF 15	DATE 2018/9/21

Analog Design (PCM Interface)

Audio - Codec Design





Notes:

1. Power-on sequence of TLV320AIC3104-Q1: IOVDD → AVDD/DRVDD → DVDD → Software Initialization
2. The RC delay circuit, which is assembled with C0623 and R0616, is used to ensure that the power-on time difference between AVDD and DVDD is within 5ms. For more details, please refer to TLV320AIC3104-Q1 datasheet.
3. The RESET pin must be driven at low level for at least 10ns after all power supplies for TLV320AIC3104-Q1 are at their specified values.
4. AG35-Quecopen module will automatically initialize the codec via I2C1 interface after it is turned on successfully, so all power supplies for the codec need to be turned on before that.

Audio - Earphone Application







	CTIA	OMTP
R0621/R0623	NM	M
R0620/R0622	M	NM

Notes:

1. The analog output only drives earphone and handset. For larger power loads such as speakers, the design for an audio power amplifier should be added.
2. The maximum capacitive loading for speaker is 330 pF and the maximum capacitive loading for microphone is 250 pF.
3. The analog GND should be connected to the main GND via the 0Ω resistor R0625.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 6 OF 15	DATE 2018/9/21

Analog Interface (Optional)

Audio - Handset Application



Notes:

1. The analog output only drives handset. For larger power loads such as speakers, the design for an audio power amplifier should be added.
2. The maximum capacitive loading for speaker is 330 pF and the maximum capacitive loading for microphone is 250 pF.
3. The analog output and input interface circuits should close to AG35-Quecopen.
4. The analog GND should be connected to the main GND via the 0Ω resistor R0701.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 7 OF 15	DATE 2018/9/21

Ethernet Transceiver Design (Part 1)



Notes:

1. The PHY address is 0x00 by default.
2. This reference design is configured for Physical Medium Attachment Slave Mode.
3. Place the clock source near the XI and XO pins, and it is recommended to keep 50Ω impedance control for the control signals.
4. TRD_M and TRD_P, TX_M and TX_P, RX_M and RX_P must be routed with 100Ω±10% differential impedance control, and keep the reference ground complete and integral.
5. Keep the maximum trace length of data signals less than 25mm and keep the intra-pair length matching less than 0.5mm. In order to avoid crosstalk, it is recommended to maintain the intra-lane spacing of control signals and intra-pair spacing of data signals both as three times of the trace width.
6. It is important to route the data and control signals with total grounding, and keep them away from sensitive signals. The differential pairs are recommended to be routed on inner-layer of PCB.
7. The Ethernet transceiver is recommended to be designed on the same PCB on which the module is mounted, and at least a 4-layer PCB should be used.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 8 OF 15	DATE 2018/9/21

Ethernet Transceiver Design (Part 2)

MDI Low Pass Filter Schematic



Note:
Create a top-layer metal pour keepout under the CMC.

Indicators

Link Rate Indication LEDs



Operation Status Indication LED



Note:
The indication LED will be turned on when the ethernet transceiver enters into sleep or disabled mode.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 9 OF 15	DATE 2018/9/21

eMMC Design





Notes:

1. AG35-Quecopen supports the following eMMC models: eMMC08G-S100, SDINBDG4-8G-I and MTFC4GMDEA-4M IT.
2. Typical value of power filter capacitors:

Model	C1008	C1009	C1010	C1011	C1012	C1013
eMMC08G-S100	100nF	2.2uF	100nF	1uF	100nF	1uF
SDINBDG4-8G-I	100nF	4.7uF	100nF	4.7uF	100nF	1uF
MTFC4GMDEA-4M IT	100nF	2.2uF	100nF	2.2uF	100nF	1uF

3. For more details, please refer to the datasheet of eMMC devices.
4. SDIO2 interface of AG35-Quecopen supports both SD card and eMMC, but the two functions cannot be used synchronously. Customers can select SD card or eMMC according to application demands.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 10 OF 15	DATE 2018/9/21

AF20 Design

AF20 Antenna Circuit



Notes:

1. Keep all RESERVED and unused pins unconnected.
2. The impedance of the SDIO data signal traces must be controlled as 50Ω when routing.
3. SDIO data lines should be shielded by ground; SDIO_CMD and SDIO_CLK signal lines should be shielded by ground seperately.
4. It is recommended to use PI type AF20 antenna circuit, thus ensuring covenicent subsequent debugging.
5. The impedance of RF signal trace must be controlled as 50Ω when routing.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 11 OF 15	DATE 2018/9/21

Antenna Interface and Antenna Detection Circuit Designs

Main Antenna Intreface and Detection Circuit (Normal)



Note:
In order to achieve successful antenna status detection, the main antenna is recommended to integrate an 8~13K resistor (R_in) to GND. And the typical value for the resistor is 10K.

Rx-diversity Antenna Interface and Detection Circuit (Normal)



Notes:
1. In order to achieve successful antenna status detection, the Rx-diversity antenna is recommended to integrate an 8~13K resistor (R_in) to GND. And the typical value for the resistor is 10K.
2. The Rx-diversity reception function is ON by default. If Rx-diversity antenna is not used, there is a need to use AT command to turn off Rx-diversity reception.

Main / Rx-diversity Antenna Status Indication					
Antenna Status	Open	R_in=8K	R_in=10K	R_in=13K	Short to GND
ADC Value	1.7V	0.7V	0.8V	0.9V	0V
Status Indication	Open	Normal	Normal	Normal	Short to GND

GNSS Antenna Interface and Detection Circuit (Normal)



GNSS Antenna Status Indication			
Antenna Status	Open	Normal	Short to GND
ADC Value	VDD_3V3	VDD_3V3-R1210*I_GNSS	0V

Notes:
1. A low power active antenna is recommended to be selected. If passive antenna is used, then R1210 and L1203 are not needed.
2. An external LDO can be selected to supply power for active antenna.
3. VDD_3V3 is the power supply for active antenna, and I_GNSS is the working current of active antenna.
4. The active antenna power supply shall not exceed VBAT voltage of the module. And ADC0 or ADC1 shall be selected for ADC value detection.

Notes:
1. It is recommended to use PI type Main/Rx-diversity antenna circuit, thus ensuring covenicent subsequent debugging.
2. The impedance of the RF signal traces must be controlled as 50Ω when routing.
3. ADC value can be read by AT+QADC=<port> or API ql_adc_show. For more details, please refer to *Quectel_AG35_AT_Commands_Manual* or *Quectel_AG35-Quecopen_Developer_Guide.*
4. Three kinds of antenna status are designed to be detected: Normal, Short to GND and Open.
5. The antenna connection status is judged by the ADC feedback value.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 12 OF 15	DATE 2018/9/21

Sensor Design (Optional)

Supply Power for Sensor



Note:

When SENSOR_CTRL is at high level, VDD_SENSOR_3V3 will be powered on.



Bosh-SMI130 I2C Addresses			
Connection		GND	VDD_SENSOR_1V8
SDO1	Gyroscope	0X68	0X69
SDO2	Accelerometer	0X18	0X19

Notes:

1. If VDD and VDDIO are not powered on simultaneously (via directly connecting both pins), VDD has to be powered on first and set to a specified level. Thereafter, VDDIO can be powered on.
2. It is not recommended to place the sensor in direct vicinity of extremely hot spots regarding temperature as this can result in heating up the PCB and consequently also of the sensor.
3. I2C2 interface for SMI130 is still under development. DR function is optional.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 13 OF 15	DATE 2018/9/21

USB Interface





Notes:

1. AG35-Quecopen can work as a USB device or USB host and supports Full Speed and High Speed modes.
   The VBUS pins of AG35-Quecopen should be powered by a 5V power system for USB detection.
2. USB interface can be used to debug and upgrade firmware.
3. Please note that the junction capacitance of ESD protection devices on USB data lines
   might influence the signal. Typically, the capacitance should be less than 2pF.
4. USB_VBUS should be controllabe by USB host.
   VBUS_CTRL is used to turn on/off USB_VBUS power supply by MCU, and at low level by default.
   When VBUS_CTRL is at high level, USB_VBUS will be powered off.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 14 OF 15	DATE 2018/9/21

Indicators and Test Points

Indicators





Notes:

1. The STATUS is an open drain output pin, and its drive current is less than 0.9mA.
2. For more details about STATUS and NET_STATUS, please refer to *Quectel_AG35-Quecopen_Hardware_Design*.
3. If the current consumption is required as low as possible when the device is in sleep, replace the power supply of indicators with a controllable one. Turn off the power when the module enters into sleep mode.

Reserved Test Points



Notes:

1. Debug UART interfaces are reserved for software debugging.
2. The debug interface supports 1.8V power domain. A level translator should be used if the power domain of customers' application is 3.3V.

USB_BOOT for Download



Note:

COEX_UART_RX/USB_BOOT is kept open by default and the module will be forced into download mode quickly when COEX_UART_RX/USB_BOOT is at high level at booting.

Quectel Wireless Solutions		
DRAWN BY Canice CHEN	PROJECT AG35-Quecopen	TITLE Reference Design
CHECKED BY Yeoman CHEN	SIZE A2	VER 1.1
	SHEET 15 OF 15	DATE 2018/9/21