KADI SARVA VISHWAVIDYALAYA LDRP INSTITUTE OF TECHNOLOGY & RESEARCH, GANDHINAGAR

B.E. MID-SEMESTER (REG) EXAMINATION MARCH-2024

1	Date: .	30/3/2024	Branch: CE/IT
1	Subjec	t Name & Code: Computer Organization & Architecture (CT403-N)	Semester: IV
	Time:	9:20 am To 10:50 am	Max. Marks: 30
In	istructi	Ons: 1) All questions are compulsory. 2) Do not allow any GADGET with you during exam. 3) Indicate clearly, the options you attempt along with its respective question number. 4) Use the last page of main supplementary for rough work.	
			Mar
2.1	(A)	Design and explain a common bus system for four register.	[5
	(B)	Explain shift micro-operations and draw 4-bit combinational circ	uit shifter.
2.2	(A)	Explain the operation of three state bus buffers and show its common bus.	use in design of
	(B)	Draw and explain the flowchart for Interrupt cycle.	1
		OR	
2.2	(A)	Explain Input and Output configuration with suitable block diagram.	ı
	(B)	Draw and explain the flowchart for instruction cycle.	
2.3	(A)	Define Assembler and explain Second Pass of an assembler with	flow chart.
	(B)	Explain different Addressing Modes of instruction. (Any five)	1
		OR	
.3	(A)	Explain General Register Organization with help of Control wor	d.
	(B)	Explain Three address, Two Address, One Address, Zero address	s instructions.

44	44	0.00	
Exam	Seat	NO.	

KADI SARVA VISHWAVIDYALAYA

BE SEMESTER-IV (New) Examination October-2023

Subject Code: CT403-N

Subject Name: Computer Organization & Architecture

Date: 30-10-2023 Time: 12:00 pm to 03:00 pm Total Marks: 70

Instructions:

- Answer each section in separate answer sheet.
- 2. Use of scientific calculator is permitted.
- 3. All questions are Compulsory.
- 4. Indicate clearly, the option you attempt along with its respective question number.
- 5. Use the last page of main supplementary of rough work.

Section-I

Q-1	(A)	Define list of register as below for the basic computer with respect to its	[5]
	(B)	functionality (DR,AR,AC,IR,PC,TR,INPR,OUTR) Explain register transfer with the help of block diagram	[5]
	(C)	Design and explain common bus system using three state bus buffers	[5]
	(C)	OR What is EA? Explain direct address and indirect address access from memory	[5]
Q-2	(A)	Design of '4-bit binary adder-subtractor	[5]
	(B)	Design a circuit for logic microoperations	[5]
		OR	74000
	(A)	Explain the design of accumulator logic with example.	[5]
	(B)	List out arithmetic microoperations; also design a 4-bit binary adder.	[5]
Q-3	(A)	Draw a flowchart for Instruction Cycle	[5]
	(B)	Briefly discuss memory reference instructions.	[5]
		OR	
	(A)	Draw a flow chart for interrupt cycle	[5]
	(B)	What is the role of assembler? Explain first pass of assembler	[5]

Section-II

Q-4	(A)	What is Stack? Explain Register Stack using a block diagram of a 64-word stack. Also explain Push & Pop operations for the same.	[5]
	(B)	Explain addressing modes with an example	[5]
	(C)	List the three address, two address, one address, zero address instructions with its examples.	[5]
	(C)	OR Write Assembly Language Program for 2's complement of number	[5]
Q-5	(A)	What is pipelining? Explain pipeline processing	[5]
	(B)	Short note on Main memory: (RAM and ROM)	[5]
		OR	
	(A)	Draw four segment CPU pipeline	[5]
	(B)	What is Flynn's taxonomy? Explain it in brief	[5]
Q-6	(A)	Explain types of interrupt	[5]
	(B)	Explain Characteristics of RISC	[5]
		OR	
	(A)	Define Subroutine and Explain with example.	[5]
	/IDN	What are the three topic of manaling amount? Evaluin any one of them	151

- Good Luck -

Windson	Care	Pales		
Exam	Sear	140		

KADI SARVA VISHWAVIDYALAYA

BE SEMESTER-IV(New)Examination May-2023

Subject Code: CT403-N

Subject Name: Computer Organization & Architecture

Date: 12/05/2023

Time: 10:00am to 01:00pm

Total Marks: 70

Instructions:

- 1. Answer each section in separate answer sheet,
- 2. Use of scientific calculator is permitted.
- 3. All questions are Compulsory.
- 4. Indicate clearly, the option you attempt along with its respective question number.
- 5. Use the last page of main supplementary of rough work.

Section-I

0-1	(A)	Explain Different Registers available of basic computer.	[5]
	(B)	Draw and explain Block Diagram of input-output configuration of basic computer.	[5]
	(C)	Design and explain a common bus system for four register.	[5]
	2000	OR	
	(C)	Explain General Register Organization with help of Control word.	[5]
Q-2	(A)	Draw 4-bit combinational circuit shifter and explain in detail.	[5]
	(B)	Explain the following MRI instructions: 1. LDA 2. STA 3. ADD 4. BUN 5. BSA OR	[5]
	(A)	Draw and explain the flowchart for instruction cycle.	[5]
	(B)	List out pseudo instruction also discuss ii in briefly	[5]
Q-3	(A)	What is an Interrupt Cycle? Draw and Explain flow chart of it.	[5]
CONTRACTOR OF THE PARTY	(B)	Write a note on different Addressing modes.	[5]
	(AC.)	OR	
	(A)	List and Explain Shift instructions.	[5]
	100	Explain design of Accumulator Logic using suitable diagram.	[5]

Section-II

Q-4	(A)	Define stack? Explain 64 bit word stack using PUSH and POP Operations.	[5]
	(B)	Explain the Characteristics of RISC.	[5]
	(C)	Short note on Memory Hierarchy.	[5]
		OR	
	(C)	What is pipelining? Explain four-segment pipeline.	[5]
Q-5	(A)	Define Assembler? Explain First Pass of an assembler with flow chart.	[5]
	(B)	Write short note on subroutine with necessary programs.	[5]
		OR	
	(A)	Explain the Instruction Pipeline with example.	[5]
	(B)	Write a short note on Programming Loops.	[5]
Q-6	(A)	Explain magnetic disks and magnetic tape of auxiliary memory.	[5]
	(B)	Define cache memory and explain any one type of mapping of cache memory.	[5]
		OR	
	(A)	Draw and explain arithmetic pipeline.	[5]
	(B)	Explain'the main memory in detail.	[5]

KADI SARVA VISHWAVIDYALAYA LDRP INSTITUTE OF TECHNOLOGY & RESEARCH, GANDHINAGAR B.E. MID-SEMESTER EXAMINATION MARCH 2023

Subject N	Date: 28/03/2023 Branch : CE Subject Name &Code: Computer Organization and Architecture (CT403-N) Semester : 4th Max. Marks :				
Q.1 (A) (B)	Explain Block diagram of General Register Organization using Control List out MRI instructions, briefly discuss it.	ol word.	[05] [05]		
Q.2 (A) (B)					
	OR				
Q.2 (A)	Explain Register, Direct, Indirect, Immediate and Relative addreusing suitable instruction.	ssing modes	[05]		
(B)	Draw and Explain Control Unit of Basic Computer.		[05]		
Q-3 (A)	What is assembler? Explain Second pass assembler with flow chart.	-	[05]		
(B)	Explain three address, two address Instructions format Code expression. $X=(A+B)*(C+D)$	e for given	[05]		
	OR				
Q-3 (A)	Explain 64 bit word Register Stack organization using Pus. Instructions.	h and Pop	[05]		
(B)	1) List and Explain Pseudo instruction.		[02]		
	2) Draw only 4 bit incremented without using full adder.		[03]		
	Best of Luck				

Enrollment No

KADI SARVA VISHWAVIDYALAYA

B.E. SEMESTER - IV(NEW) EXAMINATION NOVEMBER -2022

SUBJECT CODE: - CT 403N

SUBJECT NAME:- Computer Organisation & Architecture

DATE: 9-Nov.-2022

TIME: - 10:00 am to 1:00 pm

MARKS:-70 Marks

Instructions:

- 1. Answer each section in separate Answer Sheet.
- 2. All questions are compulsory.
- 3. Indicate clearly, the options you attempted along with its respective question number.
- 4. Assume suitable data wherever necessary.
- Use of scientific calculator is permitted.

SECTION-I

Q-1 (A) Explain the register transfer process with block diagram and timing diagram. [05] (B) Explain 4 bit adder- subtractor using full adders. [05] List and explain shift micro-operations. [05] OR (C) Explain the registers of the basic computer. [05] Q-2 (A) Explain direct and indirect addressing of basic computer. [05] (B) Explain the basic working principle of the control unit. [05] OR Explain the design of accumulator logic. Q-2(A) [05] Explain the flowchart for interrupt cycle. [05]Define pseudo instruction and give any 3 examples. Q-3(A) [05] (B) Explain assembly language, assembler and state rules of the language. [05]OR Q-3(A) Draw and explain input-output configuration of basic computer. [05] Explain first pass of an assembler with flow chart. [05]

SECTION-II

Q-4(A)	Explain any 5 addressing modes with suitable examples.	[05]
(B)	Explain the characteristics of RISC.	[05]
(C)	Explain memory stack organization.	[05]
	OR	
(C)	Draw and explain the block diagram showing the status registers.	[05]
Q-5(A)	What is pipelining? Explain four-segment pipeline.	[05]
(B)	Explain the instruction pipeline and the difficulties associated with it.	[05]
	OR	
Q-5(A)	Explain arithmetic pipelining.	[05]
(B)	Explain space time diagram for pipelining.	[05]
Q-6(A)	Write short note on memory hierarchy.	[05]
(B)	Explain cache memory.	[05]
	OR	
Q-6 (A)	Draw block diagram of associative memory and explain.	[05]
(B)	Explain virtual memory.	[05]

Best of Luck

KADI SARVA VISHWAVIDYALAYA

BE SEMESTER-IV (New) Examination June-2022

Subject Code: CT403-N

Subject Name: Computer Organization & Architecture

Date: 10-06-2022 Time: 12.30 pm to 01.30 pm

Total Marks: 70

Instructions:

- 1. Answer each section in separate answer sheet.
- 2. Use of scientific calculator is permitted.
- 3. All questions are Compulsory.
- 4. Indicate clearly, the option you artempt along with its respective question number.
- 5. Use the last page of main supplementary of rough work.

Section-I

Q-1	(A)	Define the following.	[5]
Section		(1) Register	
		(2) Microoperations	
		(3) Instruction code	
		(4) De-multiplexer	
		(5) Effective Address	
	(B)	Explain Basic Computer Registers for Computer Organization.	[5]
	(C)	Design a 4-bit combinational circuit decrementer using four full adder circuits.	[5]
	7000	OR	
	(C)	List out arithmetic microoperations; also design a 4-bit binary adder.	[5]
Q-2	(A)	Design a circuit which can display register value on a common display using bus	[5]
* -	45.54	system for four register.	1
	(B)	What is Instruction Cycle? Draw only its flowchart.	[5]
		OR	
	(A)	Explain the Design of accumulator logic with block diagram.	[5]
	(B)	Explain BSA and ISZ instruction with necessary sketch.	[5]
Q-3	(A)	Explain Input-Output configuration with necessary flag.	[5]
1	(B)	Draw only flowchart for Second pass assembler.	[5]
	4.00	OR	
	(A)	Define Subroutine and Explain with example.	[5]
	(B)	Draw and Explain flow chart for interrupt cycle.	[5]

Section-II

Q-4	(A)	(1)	Which system is used to encode a	ll expressi	ons, instructions and data in to	[5]
			digital computer? (a) English Language	(c)	Binary system	
			(b) Assembly system	(d)	Natural language	
		(2)		per 001010) is	
		1-7	(a) 111100	(c)	110111	
			(b) 110110	(d)	111011	
		(3)	Size of Control word in Register			
			(a) 14	(c)	08	
			(b) 12	(d)	16	
		(4)	What is correct instruction if you	want the c	control to go to the location 2000h?	
		100	(a) MOV 2000h	(c)	MOV A, 2000h	
			(b) JMP 2000h	(d)	RET 2000h	
		(5)	Which register is memory pointer	ri.		
			(a) Source index	(c)	Instruction register	
			(b) Program counter	(d)	Data register	
	(B)	Wh	at is Stack? Explain Register Stack explain Push & Pop operations for	using a bl	ock diagram of a 64-word stack.	[5]
	(C)	List	out addressing modes, explain any	five with	an example of instruction.	[5]
	4.04			OR		
	(C)	Wri	te ALP for subtraction of two num		esult should store on to memory.	[5]
Q-5	(A)	Wh	nt is pipelining? Explain pipeline p	rocessing	with example	[5]
	(B)	Exp	lain pseudo instruction			[5]
				OR		
	(A)	Dis	cuss instruction format w.r.t. its ad			[5]
	(B)		Ferentiate RISC and CISC.			[5]
	(10)	Die	oromina reso and oso or			
Q-6	(A)	Wh	at is auxiliary memory? Explain w	ith its diffe	erent types.	[5]
	(B)	Dis	cuss stage of RISC pipeline.			[5]
	N.A61			OR		
	(A)	Cor	npare RAM and ROM.			[5]
	2753		ar and explain four segment CPII	nineline		[5]