# **LAB 5 REPORT**

Name – Chirath A.A.I.

Index – 210086E

Lab Task – The objective of this lab to design a 3-bit counter, program it to count both clockwise and counterclockwise dependent on an external input and test its operation in simulation and on the development board.

Qt		Dutton	<b>Q</b> <sub>t+1</sub>			_			
Q <sub>2</sub>	Q <sub>1</sub>	$Q_0$	Button	Q <sub>2</sub>	Q <sub>1</sub>	$\mathbf{Q}_{0}$	D <sub>2</sub>	$D_1$	D <sub>0</sub>
0	0	0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	1	0	0
0	0	1	0	0	1	1	0	1	1
0	0	1	1	0	0	0	0	0	0
0	1	0	0	x	x	x	x	x	х
0	1	0	1	х	х	х	х	х	х
0	1	1	0	1	1	1	1	1	1
0	1	1	1	0	0	1	0	0	1
1	0	0	0	0	0	0	0	0	0
1	0	0	1	1	1	0	1	1	0
1	0	1	0	х	х	х	х	х	х
1	0	1	1	х	х	х	х	х	х
1	1	0	0	1	0	0	1	0	0
1	1	0	1	1	1	1	1	1	1
1	1	1	0	1	1	0	1	1	0
1	1	1	1	0	1	1	0	1	1

• D<sub>0</sub>

Q <sub>0</sub> ,B		00	01	11	10	
00		1			1	
01		X	X	1	1	
11			1	1		
10				х	х	

 $D_0 = Q_1.B + Q_2'.B'$ 

• D<sub>1</sub>

Q <sub>0</sub> .B	00	01	11	10
00				1
01	X	X		1
11		1	1	1
10		1	Х	Х

 $D_1 = Q_2.B + Q_0.B'$ 

• D<sub>2</sub>

Q <sub>0</sub> .B Q <sub>2</sub> .Q <sub>1</sub>	00	01	11	10	
00		1			
01	X	х		1	
11	1	1		1	
10		1	х	х	

$$D_2 = Q_1.B' + Q_0'.B$$

#### VHDL codes

# D - Flip Flop

```
22 | library IEEE;
                   use IEEE.STD_LOGIC_1164.ALL;
23 :
24
 25 \begin{picture}(20,0)\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0
 26 -- arithmetic functions with Signed or Unsigned values
 27 ;
                    --use IEEE.NUMERIC_STD.ALL;
 28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
 32 -- use UNISIM. VComponents.all;
 33
 34 entity D_FF is
                                  Port ( D : in STD_LOGIC;
 35
 36
                                                              Res : in STD LOGIC;
                                                                 Clk : in STD_LOGIC;
 38
                                                              Q : out STD LOGIC;
 39
                                                                Qbar : out STD_LOGIC);
 40 \(\hat{\rightarrow}\) end D_FF;
 42 - architecture Behavioral of D_FF is
 44 begin
 45
 46 🖯
                                    process (Clk) begin
                                           if (rising_edge(Clk)) then
if Res = 'l' then
 47 🖨
 48 ⊖
                                                                          Q <= '0';
 50
                                                                               Qbar <= '1';
51
                                                              else
                                                                               Q <= D;
 52
 53
                                                                                    Qbar <= not D;
                                                                   end if;
                                               end if;
 55 🖨
 56 🖨
                                  end process;
 58 end Behavioral;
```

### **Slow Clock**

```
22 ; library IEEE;
                 use IEEE.STD LOGIC 1164.ALL;
25 \begin{picture}(20,0)\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0,0){\line(0,0){100}}\put(0
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE NUMERIC STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 ; --library UNISIM;
32 ⊝ --use UNISIM.VComponents.all;
33
34 entity Slow_Clk is
                    Port ( Clk_in : in STD_LOGIC;
35
36
                                                        Clk_out : out STD_LOGIC);
37 end Slow_Clk;
38
39 - architecture Behavioral of Slow_Clk is
41
                signal count : integer := 1;
42
                signal clk_status : std_logic :='0';
43
44 begin
                                    -- For 100 MHz input clock this genarates 1 Hz clock
45
46 ⊖
                                process (Clk_in) begin
47 🖨
                                            if (rising_edge(Clk_in)) then
48
                                                  count <= count + 1;
if (count = 5) then</pre>
49 Ö
                                                                        clk_status <= NOT clk_status;
50
51
                                                                        Clk_out <= clk_status;
52
                                                                         count <= 1;
                                                         end if;
53 ⊝
                                          end if;
54 🖨
55 🖨
                             end process;
57 end Behavioral;
```

#### Counter


```
22 | library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 -- use IEEE.NUMERIC STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 🖨 --use UNISIM.VComponents.all;
33
34 🖯 entity Counter is
35
          Port ( Dir : in STD_LOGIC;
36
                 Res : in STD_LOGIC;
 37
                  Clk : in STD LOGIC;
                 Q : out STD_LOGIC_VECTOR (2 downto 0));
39 🖨 end Counter;
41 - architecture Behavioral of Counter is
42
43 ⊖
          component D_FF port(
             D : in STD LOGIC;
44
               Res : in STD LOGIC;
45
            Clk : in STD_LOGIC;
Q : out STD_LOGIC;
46
47
48
              Qbar : out STD LOGIC);
49 🖨
        end component;
50
51 🖨
        component Slow_Clk port(
52
                  Clk in : in STD LOGIC;
53
                   Clk_out : out STD LOGIC);
54 🖨
              end component;
55 :
56     signal D0, D1, D2 : STD_LOGIC; -- Internal signals
57     signal Q0, Q1, Q2 : STD_LOGIC; -- Internal signals
58     signal Clk_slow : STD_LOGIC; -- Internal clock
59
60 begin
61
62 Slow_Clk0 : Slow_Clk port map(
63
         Clk_in => Clk,
64 🖨
        Clk_out => Clk_slow);
65
66 □ D_FF0 : D_FF port map (
         D => D0,
67
68
         Res => Res,
69
         Clk => Clk_slow,
        Q => Q0);
70 🖨
71 D D_FF1 : D_FF port map (
         D => D1,
72
73
          Res => Res,
         Clk => Clk slow,
74
75 🖨
          Q => Q1);
76 D_FF2 : D_FF port map (
         D => D2,
77
78
          Res => Res.
79
          Clk => Clk_slow,
        Q => Q2);
80 (
81
82 DO <= ((not Q2) and (not Dir)) or (Q1 and Dir);
83 D1 <= (Q0 and (not Dir)) or (Q2 and Dir);
84 D2 <= (Q1 and (not Dir)) or ((not Q0) and Dir);
85
86 Q(0) <= Q0;
87
     Q(1) <= Q1;
88
      Q(2) <= Q2;
89
90
91 end Behavioral;
```

## • Timing Diagrams


# D - Flip Flop



# **Slow Clock**



## Counter



#### Conclusion

In conclusion D – Flip flop is a essential component of digital circuits that can store one bit of information and it's commonly use in counters. D – flip flop is an improved version of S-R Flip flop.

On the other hand, counter is a digital circuit that sequentially count series of events and its made by series of D – Flip flops. In this lab we created a counter we can change the direction in this one using a switch. There are other type of counters and the all a used in many different scenarios.