# Lab 3 – Ripple Carry Adder

Name: Chirath A.A.I

Index No: 210086E

#### • Lab Tasks:

The results of this lab were designing a Half Adder, utilizing the Half Adder to develop a Full Adder, and then using the Full Adder to design the 4-bit Ripple Carry Adder. Finally, we must use the BAYSIS 3 development board to simulate and test the RCA's performance.

### • Truth Tables and Boolean Expressions:

### 1). Half Adder

Α	В	S	С
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

 $Sum(S) \rightarrow A \oplus B$ 

 $Carry(C) \rightarrow A . B$ 

Α	В	$C_{in}$	S	$C_out$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$Sum(S) \Rightarrow A'B'C_{in} + A'BC_{in}' + AB'C_{in}' + ABC_{in}$$

$$= (A'B' + AB) C_{in} + (A'B + AB') C_{in}'$$

$$= (A \bigoplus B)' Cin + (A \bigoplus B) Cin'$$

$$= (A \bigoplus B) \bigoplus Cin$$

$$= A \bigoplus B \bigoplus Cin$$

Carry Out(
$$C_{out}$$
)  $\Rightarrow$  A'BC<sub>in</sub> + AB'C<sub>in</sub> + ABC<sub>in</sub>' + ABC<sub>in</sub>

$$= (B'C_{in} + BC_{in}')A + BC_{in}(A' + A)$$

$$= A(B \bigoplus C_{in}) + BC_{in}(1)$$

$$= A(B \bigoplus C_{in}) + BC_{in}$$

### **VHDL Files: -**

### 1). Half Adder

```
20 :
21
22 | library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
24 !
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 ; --use IEEE.NUMERIC STD.ALL;
29 : -- Uncomment the following library declaration if instantiating
30 : -- any Xilinx leaf cells in this code.
31 ! -- library UNISIM;
32 -- use UNISIM. VComponents.all;
33
34 - entity HA is
35 Port ( A : in STD LOGIC;
36 !
              B : in STD LOGIC;
37 :
              S : out STD LOGIC;
              C : out STD LOGIC);
38 !
39 A end HA;
40
41 - architecture Behavioral of HA is
42
43 ; begin
44 | S <= A XOR B;
45 ! C <= A AND B;
46 end Behavioral;
47
```


```
21
22
     library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
24
25 -- Uncomment the following library declaration if using
26 !
    -- arithmetic functions with Signed or Unsigned values
    --use IEEE.NUMERIC STD.ALL;
28
29 : -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 : --library UNISIM;
32 -- use UNISIM. VComponents.all;
34 	☐ entity FA is
    Port ( A : in STD LOGIC;
              B : in STD LOGIC;
               C_in : in STD LOGIC;
               S : out STD LOGIC;
               C_out : out STD LOGIC);
39
40 end FA;
41
42 - architecture Behavioral of FA is
43 - component HA
44 port (
45 A: in std logic;
    B: in std logic;
47 | S: out std_logic;
48 : C: out std logic);
49 end component;
51 SIGNAL HAO_S, HAO_C, HA1_S, HA1_C : std logic;
53 begin
54 🖨 HA_0 : HA
55 port map (
56 A => A,
    B => B,
57 :
    S => HA0_S,
59 C => HA0_C
60 ( );
61 HA 1 : HA
62 port map (
63 A => HA0_S,
64 | B => C_in,
65 | S => HA1_S,
66 | C => HA1_C
67 @ );
68 S <= HA1 S;
69 C_out <= HAO_C OR HA1_C;
71 @ end Behavioral;
```


### 3). 4-Bit RCA

```
22
     library IEEE;
23 !
    use IEEE.STD LOGIC 1164.ALL;
24
25 \ominus -- Uncomment the following library declaration if using
26 -- arithmetic functions with
27 -- use IEEE.NUMERIC_STD.ALL;
    -- arithmetic functions with Signed or Unsigned values
28
29 : -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
32 🖨 --use UNISIM.VComponents.all;
34 entity RCA_4 is
       Port ( A0 : in STD LOGIC;
35
             Al : in STD LOGIC;
36
               A2 : in STD_LOGIC;
37
38
               A3 : in STD LOGIC;
              B0 : in STD LOGIC;
B1 : in STD LOGIC;
39
40
               B2 : in STD LOGIC;
41
42
               B3 : in STD LOGIC;
43 !
               C_in : in STD LOGIC;
44
               S0 : out STD_LOGIC;
45
                S1 : out STD LOGIC;
                S2 : out STD_LOGIC;
                S3 : out STD LOGIC;
                C_out : out STD_LOGIC);
48 :
49 end RCA 4;
50
51 \stackrel{.}{\ominus} architecture Behavioral of RCA_4 is
52 component FA
53 | port (
54
        A: in std logic;
55
        B: in std logic;
        C_in: in std logic;
56
57
         S: out std logic;
58
        C_out: out std logic);
59 end component;
60 :
61
     SIGNAL FAO S, FAO C, FAI S, FAI C, FA2 S, FA2 C, FA3 S, FA3 C : std logic;
62
63 begin
64 G FA_0 : FA port map (
         A => A0,
65
66
          B => B0,
67
          C in => '0', -- Set to ground
          S => S0,
68
69
          C_Out => FAO_C
70 🖨 );
71 - FA_1 : FA port map (
72
          A => A1,
73
          B => B1,
74
          C_in => FA0_C,
75
          S => S1,
76
           C_Out => FA1_C
77 🖨 );
78 - FA_2 : FA port map (
         A => A2,
79
          B => B2,
80
81
          C_in => FA1_C,
82
          S => S2,
83
          C_Out => FA2_C
84 ( );
85 FA_3 : FA port map (
86
          A => A3,
87
          B => B3,
88
          C_in => FA2_C,
           S => S3,
89
90
          C_Out => C_out
91 🖨 );
92 end Behavioral;
```


# Timing Diagrams: -

# 1). Half Adder





## 3). 4-Bit RCA



#### Test Bench Files: -

### 1). Half Adder

```
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 - Uncomment the following library declaration if using
26 : -- arithmetic functions with Signed or Unsigned values
27 -- use IEEE.NUMERIC_STD.ALL;
28 :
29 entity TB_HA is
30 : -- Port ();
31 and TB_HA;
32
33 - architecture Behavioral of TB_HA is
34 🖨 COMPONENT HA
35 PORT ( A, B : IN STD_LOGIC;
36
             S, C : OUT STD LOGIC);
37 END COMPONENT;
38
39 | signal a, b, s, c : std logic;
40 |
41 | begin
42 UTT: HA PORT MAP (
43
      A \Rightarrow a,
       B => b,
44 !
45
       S => s,
46 :
       C => c
47 🖨 );
48 process
49 begin
50 a <= '0'; -- set initial values
51 b <= '0';
52 WAIT FOR 100 ns; -- after 100 ns change inputs
53 b <= '1';
54 WAIT FOR 100 ns; --change again
55
     a <= '1';
56 b <= '0';
57 WAIT FOR 100 ns; --change again
58 | b <= '1';
59 WAIT;
60 end process;
61 end Behavioral;
```

```
22 :
     library IEEE;
23
     use IEEE.STD_LOGIC_1164.ALL;
24
25 \ominus -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 -- use IEEE.NUMERIC_STD.ALL;
28
29 . -- Uncomment the following library declaration if instantiating
30 -- any Xilinx leaf cells in this code.
31 --library UNISIM;
     --library UNISIM;
32 🖨 --use UNISIM.VComponents.all;
33
34 entity TB_FA is
35 -- Port ();
36 end TB_FA;
38 - architecture Behavioral of TB_FA is
39 COMPONENT FA
      PORT ( A, B, C_in : IN STD_LOGIC;
40 :
              S, C_out : OUT STD_LOGIC);
41
42 A END COMPONENT;
44 signal a, b, c_in, s, c_out : std logic;
45
46 begin
47 UTT: FA PORT MAP(
48
49
        B => b,
50
        C_in => c_in,
        S => s,
51
52
        C_out => c_out
53 🗎 );
54
55 process
56 begin
57
     a <= '0'; -- set initial values
58
     b <= '0';
59
      c_in <= '0';
     WAIT FOR 100 ns; -- after 100 ns change inputs
60
61
      c_in <= '1';
      WAIT FOR 100 ns; --change again
62
63
      b <= '1';
64
      c_in <= '0';
      WAIT FOR 100 ns; --change again
65
      c_in <= '1';
66
67
      WAIT FOR 100 ns; --change again
68
      a <= '1';
      b <= '0';
69
70
      c in <= '0';
71
      WAIT FOR 100 ns; --change again
72
      c_in <= '1';
73
      WAIT FOR 100 ns; -- change again
74
      b <= '1';
75
      c_in <= '0';
76
      WAIT FOR 100 ns; --change again
77
      c_in <= '1';
78
      WAIT;
79 end process;
81 @ end Behavioral;
```

#### 3). 4 - Bit RCA

```
library IEEE;
      use IEEE.STD_LOGIC_1164.ALL;
24
25 - Uncomment the following library declaration if using
26 | -- arithmetic functions with Signed or Unsigned values
27 | -- use IEEE NUMERIC STD ALL;
28 | -- Uncomment the following library declaration if instantiating
29 | -- any Kilinx leaf cells in this code.
    --library UNISIM;
31 A -- use UNISIM. VComponents.all;
32 entity TB_4_RCA is
34 end TB_4_RCA;
36 	☐ architecture Behavioral of TB_4_RCA is
37 © COMPONENT RCA_4
       PORT( AO, Al, A2, A3, B0, B1, B2, B3, C_in : IN STD_LOGIC;
S0, S1, S2, S3, C_out : OUT STD_LOGIC
40 - END COMPONENT;
41 | 42 | signal a0, a1, a2, a3, b0, b1, b2, b3, c_in, s0, s1, s2, s3, c_out : std_logic;
44 begin
45 UIT: RCA_4 PORT MAP(
        A0 => a0,
A1 => a1,
49
         A3 => a3,
         B0 => b0,
51
52
         B1 => b1,
B2 => b2,
54
         C_in => c_in,
S0 => s0,
         S1 => s1,
56
          S2 => s2,
58
59
          S3 => s3,
          C_out => c_out
60 🖨 );
61
62 ⊖ process
63 | begin
64 | a0 <=
       a0 <= '0';
       al <= '1';
65 :
       a2 <= '1';
66
        a3 <= '0'; -- set initial values
67 :
        b0 <= '1';
68
       b1 <= '0';
69 ;
        b2 <= '1';
70
        b3 <= '0';
71
72
        c_in <= '0';
73
        WAIT FOR 100 ns; -- after 100 ns change inputs
74 !
        a2 <= '0';
        b0 <= '0';
75
        b3 <= '1';
76 :
77
        WAIT FOR 100 ns; --change again
78
        a3 <= '1';
        b0 <= '1';
79
80
        WAIT FOR 100 ns; -- change again
81
        a2 <= '1';
        b1 <= '1';
82
83
        WAIT FOR 100 ns; --change again
84
        b0 <= '0';
        b3 <= '0';
85
86
        WAIT FOR 100 ns; --change again
87
        b0 <= '1';
        al <= '0';
88
89
        WAIT FOR 100 ns; --change again
90
        b2 <= '0';
91
        WAIT FOR 100 ns; --change again
92
        a0 <= '1';
        b1 <= '0';
93
        b2 <= '1';
94
95
        b3 <= '1';
96
        WAIT;
99 🖨 end Behavioral;
```

#### Discussion:

• Why some of the input combinations results in outputs that cannot be represented using LED LD0-LD3?

Inputs ranging from 0 to 15 can be provided from SW0 to SW3 or SW12 to SW15. As a result, the output will fall between 0 and 30. However we can only indicate outputs in range of 0 to 15 using LD0 - LD3.

• Discuss the role of LD15

The aim of LD15 is to show the overflow that we obtain from the numbers in the range of 16 to 30, as we can only output values from 0 to 15.

#### Conclusions:

Fundamental circuits are used to construct even the most complicated circuits. In this lab, the Half Adder was utilized to create a Full Adder and a 4-Bit Ripple Carry Adder. Furthermore, we bundled our IP for next developments.