View Application

Senior RTL Interconnect Design Engineer

You applied for this job on March 12, 2023.

View Application

Hybrid

3900 N Capital of Texas Hwy, Austin, TX, USA
3655 N 1st St, San Jose, CA, USA

Posted 2 Days Ago

R75648

Position Summary

Samsung is a world leader in Memory, LCD and System LSI technologies that has the vision and commitment to invest in the future of technology – demonstrated by the $17B investment in the new 3nm Fab in Texas and the commitment to invest in dramatically expanding design activities across GPU, System IP and SoC Architecture. We are currently looking for exceptional software and hardware engineers to join our System IP team in our Austin, TX R & D Center (SARC) and our Advanced Computing Lab (ACL) in San Jose, CA. Our System IP team develops proprietary coherent interconnect and memory controller deployed in many high volume products.

Role and Responsibilities

As a senior RTL Interconnect design engineer, you will work as part of a custom system coherent interconnect IP team. This is a senior role, tasked with owning and driving the RTL design, performance and power optimization of key sub-blocks of the coherent interconnect and last level cache (LLC). Solid engineer foundation and RTL design experience is desired for success.

Key responsibilities include:

- Own and drive key sub-blocks of the coherent interconnect or LLC
- Produce quality RTL on schedule meeting PPA goals
- Engage with others for PPA optimization
- Partner with the physical design and CAD team to resolve implementation level details

Senior RTL Interconnect Design Engineer

You applied for this job on March 12, 2023.

View Application

- Demonstrated experience of successful Architectural through RTL design experience on high performance digital designs
- Knowledge of in Arm CHI/ACE coherent interconnect and bus protocols
- Knowledge of memory subsystem design including cache design.

Skills and Qualifications

Preferred candidate will possess the following:

- Energetic, curiosity, and passion in logic design
- Good written and verbal communication skills
- Efficient digital design techniques
- Knowledge of JEDEC memory standards

Compensation for this role will vary among specific regions due to geographic differentials in the labor market, actual pay will be determined considering factors such as relevant skills and experience, and comparisons to other employees in the role. However, compensation in the following regions is expected to be as follows:

Colorado: Compensation is expected to be between $144.345 to $223,735
NYC: Compensation is expected to be between $144.345 to $223,735
Washington State: Compensation is expected to be between $166,024 to $257,366
California: Compensation is expected to be between $166,024 to $257,366

Regular full-time employees (salaried or hourly) have access to benefits including: medical, dental, vision, life insurance, 401(k), free onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off, student loan program, wellness incentives, and many more. In addition, regular full-time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance.

#SARC
#ACL
*This position requires the ability to access information subject to U.S. export control restrictions. Applicants must have the ability to access export controlled information or be eligible to receive a government authorization to access export-controlled information

Senior RTL Interconnect Design Engineer

You applied for this job on March 12, 2023.

View Application

Similar Jobs (2)

Systems IP Performance Engineer

Hybrid

3 Locations

Posted 3 Days Ago

Dynamic Memory Controller RTL Engineer

3 Locations

Posted 2 Days Ago

About Us

Job Alerts: If you would like to be notified of new opportunities when they are posted, please click here. You will be asked to create an account first if you do not already have one.

Samsung Electronics is a global leader in technology, opening new possibilities for people everywhere. Through

Read More

Follow Us

Senior RTL Interconnect Design Engineer

You applied for this job on March 12, 2023.

View Application