B0:	D0:I	F1x	93:9	90] -	DR	AM (Con	trolle	er - F	Prim	ary	Timi	ngs																		
			9	3							9	2							9	1							9	0			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	-	-	х	х	х	х	х	-	1	-	х	х	х	х	Х
	TF	RP			TRC	DW			TRO	DR			7	RAS	3					٦	ΓRF)							TRC		

B0:	D0:F	F1x[97:9	94] -	DR	AM (Conf	trolle	er - S	Seco	onda	ıry T	imir	ıgs																	
			9	7							9	6							9	5							9	4			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	х	х	х	-	х	х	х	-	х	х	х	-	х	х	Х	-	-	х	Х	-	х	Х	Х	1	х	х	х	-	-	1	-
	Т	DOE	Ξ		Т	RRI)		Т	WTI	Р		Т	WTI	₹			TRE	EXT		Т	RTF)		Т	RTV	٧				

B0:	D0:F	F1x[63:6	60] -	DRA	AM (Cont	trolle	er																						
			6	3							6	2							6	1							6	0			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	1	ı	-	-	-	ı	-	-	-	-	ı	-	ı	ı	-	х	х	х	х	Х	х	х	х	Х	Х	Х	Х	х	х	х	Х
															·								TR	EF							

B0:	D0:I	F1x[73:7	'0] -	DRA	AM (Con	trolle	er - (Char	nnel	Вс	onfig	g (DI	ММ	0 +	DIM	M1)	- DI	MM	0 is	furth	nest	from	the	soc	ket				
			7	3							7	2							7	1							7	0			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	х	1	ı	ı	ı	ı	-	1	-
													F	lalf	CAS	Lat	ency	/_B					DQ	S Pı	ıll D	own	, 0 =	= Dis	s, 1	= Er	1

B0:D0:F1x[77:74] - DRAM Conf	troller - Channel A config (DIMM	2 + DIMM3)	
77	76	75	74

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	(
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	-	-	-	Х	-	-	-	-	-	-	_	-
													Н	lalf (CAS	Late	ency	/_A					DQ	S P	ull D	owr	า, 0 :	= Di	s, 1	= Er	n
B0:	D0:l	F1x			· DR	2AM	Con	troll	er		7	F							7	n						_	7		_	_	_
			7	F	•				ı		7								7	1							7	C			
			7	F	•				er 22	21			18	17	16	15	14	13	7 12	1	10	9	8	7	6	5	7 4	C 3	2	1	С
			7	F	•				ı	21			18	17	16	15	14	13	1	1	10	9 -	8 -	7	6 -	5 -		1	2 -	1 -	0
31	30	29	7 28	F 27	26	25	24	23	22		20				16	15			12	11		9 -	8 -	7 -			4	3	2 -	1 -	C
31	30	29	7 28 -	F 27 -	26	25 x	24 x	23	22	-	20	19			16	15			12	11		9 -	8 -	7 -			4	3	2 -	1 -	C

B0:	D0:	F1x[83:8	30] -	DR	AM	Con	trolle	er																							
			8	3							8	2							8	1							8	0				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
-	-	х	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	1	-	-	-	-	-	-	1	-	-	
		CR																														
		Coi	nma	and	Rate	9																										

ŀ	B0:	D0:I	F1x[87:8	34] -	DR	AM (Con	trolle	er																						
				8	7							8	6							8	5						84 6 5 4 3 					
(31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	ı	-	-	-	-	-	-	-	-	-	-	-	-	х	-	-	-	-	-	-	-	-	-	1	-	-	-	-	1	-	-
															AP																	
															Aut	o Pr	ech	arge)													

B0:D0:F1x[A3:A0] - DRAM Controller - DIMM_B0 CFG1

			Α	.3							Α	2							Α	1							Α	0			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	Х	-	Х	Х	Х	Х	-	Х	Х
																							D			CAS		В		L	-

D: DLL reset, 0 - Normal, 1 - Reset

B: Burst Mode, 0 - Sequential, 1 - Interleave

L: Burst Length, 010 = 4

CAS: 010 - 2, 110 - 2.5, 011 - 3, bit 6 is half latency toggle

Set bits 21, 20 and [12:9] to 0 when accessing

DIMM_B1 is [AB:A8], DIMM_A0 is [B3:B0]

B0:	D0:I	F1x[A7:	44] -	DR	AM	Con	troll	er -	DIM	M_E	30 C	FG2	2																	
			Α	7							Α	6							Α	5							Α	4			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	1	-	-	-	1	1	1	1	-	-	1	-	-	1	-	-	1	1	Х	Х
																														S	D

S: Drive Strength Mode, 0 = Normal, 1 = Weak

D: DLL, 0 = Enable, 1 = Disable

Set bit 21 to 1, 20 and [12:3] to 0 when accessing

DIMM_B1 is [AF:AC], DIMM_A0 is [B7:B4]

B0:	D0:	F1x[FF:F	-C] -	- DR	AM	Cor	itroll	er																						
			F	F							F	E							FI	D							F	С			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	1	1	1	1	-	-	1	-	-	1	-	1	1	-	1	Х
																															SB
																												Sı	uper	Вур	ass

B0:	D0:F	F1x[FB:I	F8] -	DR	AM	Con	troll	er																						
			F	В							F	Α							F	9							F	8			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	1	-	-	-	-	-	-	-	-	-	-	-	-	-	1	1	1	-	-	-	1	1	1	1	-	-	-	-	х	1	-
																													SR		
																								Da	ta S	cav	enge	ed R	ate		

B0:D0:F2, 40h, 44h, 48h, 4Bh?, bit 0 -> 1 = DIMM is installed - DIMM_B0, DIMM_B1, DIMM_A0, DIMM_A1?

B0:D0:F4 - DRAM Controller 4																
DIMM_B0	Drive Strength: 65h, 71h	Slew Rate: 64h														
DIMM_B1	Drive Strength: 67h, 73h	Slew Rate: 66h														
DIMM_A0	Drive Strength: 7Dh, 81h	Slew Rate: 7Ch														