

Purpose: To analyze and design a voltage multiplier.

Equipment: Protoboard.

Oscilloscope

Arbitrary Waveform Generator

BNC cables

1N4001 diodes

0.15 μ F capacitor.

Procedure

1. Build a basic voltage doubler and observe its behavior at several points in the circuit.
2. Add a second clamping section to the circuit to increase the magnitude of the peak voltage, and another peak-detection voltage will be added for DC offset.
3. Build a 3-stage voltage doubler and observation will be made at several points in the circuit.
4. Take some measurements and comparisons & document data.

1. Build a basic voltage doubler.




Fig1 - Basic voltage doubler.

using the AWG, we checked the voltages V_1 and V_{D1} (voltage across $D1$). (Clamped)

We also measured the voltage across capacitor $C2$. (Peak-Detection)




Fig2 - Voltage V_{01} & V_{01}

V_{01} shows an avg voltage of $-2.509V$. This shows a $-3V$ DC offset and the active diode voltage resulting in $-2.509V$. The graph shows the clamped voltage acting as DC offset.





Fig3 - Voltage V_1 and V_{C2} .

V_{C2} is observed as $-4.869V$ avg. Taking into account the negative DC offset from the clamped voltage, the result is $-2.59V + -3V_{peak} + 0.7 \times 2 = -4.89V$
 $\sim 0.43\%$ error...

② - Add a

We then used the simulation capability of Multisim to show transient analysis of these signals during the first two periods from power-up, starting from fully discharged capacitors.



there, it is observable how the capacitors are adjusting to the voltages. Since the circuit depends on the diode's biases, it may take a couple periods for the clamping voltage to reach -3V and the peak detector voltage to reach -6V.




Fig 7 -

Fig 4 - Transient Analysis of Voltage Doubler.
We then attach a potentiometer (100k Ω) across C2 and recorded the voltage across the parallel combination. As we adjusted the potentiometer setting to achieve a 250mV ripple. For that, we measured the potentiometer resistance at this setting.




Fig 5 - Voltage Doubler w/ Potentiometer.

After the pot was adjusted to get 250mV ripple as shown in the left fig.

its resistance was measured.

This is the size load that the Voltage Doubler is able to regulate when the external circuit (represented by the pot) can only tolerate $\pm 250mV$ inputs.




Fig 8 - and




Fig 9 - 2nd stage




Fig 6 - 250mV ripple across Potentiometer

$$R_{pot} = 102k\Omega$$


$$V_{pk,min} = -135mV$$

$$V_{DC,off} = -4.3V$$

$$I_{pot} = \frac{V_{pk,min} + V_{DC,off}}{R_{pot}} = -43.58\mu A.$$

This is the current (peak) flowing through the potentiometer.

97



2nd stage Peak-Detector-Voltage.

with increasing stage, the peak voltage

Q8 ③ - 3-Stage Voltage Multiplier

Build a 3-stage ... Record V_{CLP3} & V_{PKD3} .




Fig 10 - 3Stage Voltage Multiplier.




Fig11 - V_1 and V_{CLP3}




Fig12 - V_1 and V_{PKD3} .

Discharge circuit and changed input signal to a square wave




Fig 13 - VCLP1




Fig 14 - VPKD3




Fig 15 - VPKD3 w/ 3V offset.

The sine wave & square wave of the 1st stage VCLP show similar avg voltages. However, the square wave has a bigger pk-to-pk voltage of 8.44V as compared to the sine wave of 6.25V.

This is suspected to be due to the capacitor as it experiences sudden changes in input. As the input becomes lower than the capacitor voltage, the charges in the capacitor won't hold and act like a DC source.

Hence, an effect is simulated. Compared to the sine wave, the change is more abrupt and it acts as a stronger source for a short amount of time to adjust...? This explains the noise/jump in Vpk-pk.

Both with and without DC offset showed similar avg voltages. The noticeable difference is that the signal w/ 3V offset showed periodic spikes in voltage as the signal goes changes from HIGH \rightarrow LOW (6V \rightarrow 0V).

100 Use the simulator to do transient analysis. Assume capacitors are fully discharged at time 0 and run the simulation for the first 16 periods of the input waveform.




Fig 16 - Stage 1 Transient w/ $0.15 \mu\text{F}$ Capacitor.




Fig 17 - Stage 2 Transient w/ $0.15 \mu\text{F}$ capacitor.




Fig 18 - stage 3 Transient w/ $0.15 \mu\text{F}$ capacitor.

then, replace the $0.15 \mu\text{F}$ capacitors w/ $4.7 \mu\text{F}$ capacitors and repeat




Fig 19 - Stage 1 Transient w/ $4.7 \mu\text{F}$ Capacitor




Fig 20 - Stage 2 Transient w/ $4.7 \mu\text{F}$ capacitor




Fig 21 - stage 3 Transient w/ $4.7 \mu\text{F}$ Capacitor.

Comparing the 2 sets of analysis, it is observed that bigger capacitances resulted in a less negative clamping and peak-to-peak voltages, as time got infinitely large.


This means larger capacitors contributed to smaller offsets for the upper levels.

With the same graphs, V_{pks} also oscillated w/ higher pk-pk values. This may be due to the larger capacitances being able to store and discharge more charges.

We added a potentiometer to the real circuit across C_6 .

(106)

Now want to have a tolerance of 100mV at this point. 100k Ω was too small, however. We added a 680k Ω resistor in series w/ the potentiometer, summing to 780k Ω .



The measured $R = 0.769M\Omega$

- 1.4% error from 780k Ω

$I_{pot} = -6.19\mu A$

$V_{DC,off} = -4.7V$

$V_{pk,min} = -41.250mV$

Fig 22 - 100mV Ripple w/ added resistance

50% margin, we measured & calculated voltage & current ratings for a 5-stage $\times 2$ multiplier.





Fig 23 - Voltages for all 5 stages with respect to time

$$|24.295 \times 1.5| = 36.44V$$

↑
(5th stage)



$$|107.8295 \times 1.5| = 161.85mA$$

↑
(1st stage)

Fig 24 - Currents for all 5 stages with respect to time

Conclusion

The experiment demonstrated the characteristics of a voltage amplifier w/ changing variables. Before that, the basic construction of two type of voltage amplifier was introduced. The voltage amplifier used in this experiment was made up of Clamping and Peak-Detector Circuits. Oscilloscope captures showed the characteristics of these circuits. The peak-detector voltage showed a voltage amplification of 2 - (active diode voltage). The 1-Stage circuit showed a -2.5 V DC offset by the clamped voltage - resulted in a -4.66 V output.

Following the introduction, more stages were then added on top of the already present circuit. The noted data showed a trend: the whole upper stage was referenced by V_{PKD} from the previous stage, creating an offset.

The circuit was also simulated w/ a square wave input. A difference in pk-pk voltage w/ the square wave noted a spike in pk-pk voltage compared to the sinusoidal input. This may have been due to time delays of diode switching in between biases and capacitor discharging.

Further transient analysis was simulated to find the relation between the capacitance and the voltage amplification. It was concluded that larger capacitors resulted in a smaller amplified voltage as the measurement from bigger capacitors shows less negative offset.

A potentiometer was then used to mimic the an external circuit. This part decided on calculating the amount of resistance ~~the~~ current the external load requires for a certain amount of ripple to ensure that it can handle

The last part is understanding why the circuit doesn't blow up. A 50% margin was used to calculate voltage & current ratings of a 5-stage voltage amplifier.

The largest magnitude of voltage & current were used and multiplied by 150% to obtain a rating. 50% margin is the minimum. Can be more or less depending on cooling.



1/51/17