# Integrated Systems Architectures

# Lab Guidelines

The following guidelines have to be intended as a workflow to stick to whenever a group has some difficulties in pursuing the lab requirements. The process doesn't want to make students' lives more complicated, but rather promote self-learning in all its forms by having access to countless open source websites and books. Moreover, the student must consider the large number of his colleagues, in sharp contrast to the number of teachers, which is why it is not possible to provide advice to all groups on a continuous and exhaustive basis.

Please stick to the following points without exception and with the utmost commitment, as teachers will undertake to provide support whenever the practice is followed correctly.

#### TO DO LIST

- 1. **Use your brain**: before you open your laptop make sure that the whole project is clear in your mind and in your group's. Designing means exploring the space of the solutions to find the one that best suits your target;
- 2. Read carefully the lab requirements: If you don't understand some of them, read on, the answer is probably later. it is the teacher's duty to provide details of laboratory experience;
- 3. Exploit manuals and books: you will find yourself using complex commercial tools widely used in companies around the world. These tools are accompanied by manuals easily found online along with countless forums. If you want to deepen your knowledge or solve some problem this is a good starting point;
- 4. Google your errors and doubts: refer to the previous point;
- 5. Confront with your peers: Sometimes when you have a problem the best solution is to talk to your colleagues. Reasoning together can help you find alternative solutions;
- 6. Attend lab and tutoring slots: The course schedule has 3 hours of lab on Tuesday and 1.5 hour of counseling on Thursday. These are the slots to solve doubts.
- 7. **Mail**: If all the previous points fail to help you finding a solution to your problem, you are free to send emails to solve doubts out of the official slots, the teachers are free to answer or not.

The above list has to be followed in order.

#### TO BE AVOIDED

- Ask questions about information clearly present in the lab requirement text;
- Report with a non-working testbench without knowing where the problem is and ask for debugging help. Laziness is not tolerated, if the architecture does not work it is up to you to find the problem, or at least identify which component is responsible before asking for help;
- Asking for counseling skipping the previous points.

**N.B.** All lab experiences are <u>NOT</u> mandatory, it is up to the group to decide how many of them to carry out according to the rules provided at the bottom of this document.

### References:

Eng. Alessandra Dolmeta, VLSI lab, DET, lab phone: 4004

Mail address:

alessandra.dolmeta@polito.it

Eng. Emanuele Valpreda, VLSI lab, DET, lab phone: 4004 Mail address:

emanuele.valpreda@polito.it

#### **RULES and DEADLINES**

#### Lab activities:

- 1. First lab, filter architecture and implementation.
- 2. Second lab, digital arithmetic.
- 3. Third lab, RISC-V.
- 4. Fourth lab, verification.

Labs activities are **OPTIONAL** and can be accomplished in **three modes**:

- 1. Standard:
  - (a) 3 labs;
  - (b) lab1 up to 3 points, lab2 up to 2 points, lab3 up to 4 points, respecting deadlines. Up to half points (1.5, 1, 2) after deadlines. Lab discussion must be within the winter exam session.
- 2. Extended:
  - (a) 4 labs;
  - (b) lab1, 2 and 3 points as for the Standard mode. Up to 2 points for lab 4 respecting deadlines. Up to half points (1.5, 1, 2, 1) after deadlines.
  - (c) In this mode lab1, 2 and 3 are mandatory. Dropping one among lab1, 2 and 3 makes lab 4 not evaluated.
- 3. Special project:
  - (a) 2 labs (first and second mandatory);
  - (b) lab1 and lab2 points as for the Standard mode;
  - (c) Complex project substituting the third lab (up to 6 points, mandatory deadline)

## Deadlines:

- 1. First lab delivery deadline: Nov. 21 at 23:59;
- 2. Second lab delivery deadline: Dec. 19 at 23:59;
- 3. Third lab delivery deadline: approximately the last written exam in the winter session;
- 4. Fourth lab delivery deadline: Apr. 17 at 23:59;
- 5. Complex project deadline: <u>Jun. 30 at 23:59</u>.

**NOTE**: the complex project might be a starting point to start getting some background for the thesis work.

# **Integrated Systems Architectures**

# Setup and login

To attend these labs you have to use a PC where an X2go client is installed or you have to install an X2go client on your PC. Once the PC is ready you have to configure X2go.

## 1 Connection

From the X2go Client window choose  $Session->New\ session.$  Input the following values in the Session tab:

Session name: led-isa

Host: led-x3850-2.polito.it

**Login:**  $< your \ user >$ 

**Port:** 10038

Session type: MATE

If you want in the tab *Shared folders* you can specify the path of a local folder of the host PC, which will be mounted on the server in your home directory under *media*. Please note that with this configuration you can access the ISA server from the polito network as well as from home.

# 2 Known issues

- 1. Only one session per group is allowed lo limit the server load;
- 2. You can suspend your session and at the next connection you will find the same session you left;
- 3. To transfer files from/to this system you can use one of the following possibilities:
  - your email at Politecnico di Torino;
  - portale della didattica via the Virtual Disk (Disco Virtuale) in your student account;
  - the X2go Shared folders option.

## **Integrated Systems Architectures**

# General suggestions

## 1 Test Bench

This document is to be intended as a quick tutorial on HDL test benches. Nowadays, test benches are heavily used in companies to validate every single component. Entire company sections are dedicated to test and validate what comes from the design section.

During this course you will face two different situations: given specifications, you design a component and a test bench is provided to test your architecture; given specifications you must design both the architecture and the test bench.

Teachers will use automatic test bench systems to verify that the designs are correct. Considering this it becomes very important to respect the specifications and interfaces. Architectures with wrong interfaces will be considered as wrong designs.

Whenever you design a component, it is of fundamental importance to test it to ensure that its functioning is compliant to the specifications. In order to verify that a component behaves according to the project requirements, it must be subjected to a test:

- controlled stimuli are applied on the input;
- output outcomes are verified to be compliant.




Figura 1: Schematic block of a test bench.

This VHDL operation is possible with an HDL simulator, in our case Modelsim or Questasim. An appropriate entity shall be provided to describe the test to be performed: the **unit of test bench**.

The unit of test bench shall:

- incorporate the Unit Under Test (UUT), or Device Under Test (DUT);
- contain a description of the stimuli to be applied;

HDL test bench characteristics:

- No input or output ports;
- Input signals can be varied in time, so as to cover multiple configurations;
- If combinations of input signal values are too numerous, the test is limited to more meaningful configurations;
- Signals can be described using concurrent instructions (assignment with **after** keyword) or sequential (wait and wait for in process instructions).

Test benches are used for test purpose only, **not for synthesis**, therefore is possible to use several VHDL constructs such as **assert**, **report**, **for loops** etc. Remember to remove all test bench files when you perform the synthesis of your circuit, otherwise, Design Compiler will report many errors, and more important to synthesize the test bench has no meaning. In the following, a simple example of a test bench for a combinatorial component will be presented.

```
-- half_adder.vhd
library ieee;
use ieee.std_logic_1164.all;
entity half_adder is
port (a, b : in std_logic;
sum, carry : out std_logic
);
end half_adder;
architecture arch of half_adder is
begin
sum <= a xor b;
carry <= a and b;
end arch;</pre>
```

As you can easily understand the DUT is a half adder. Now let's analyze a possible implementation of the test bench usually abbreviated as "tb".

```
-- example of a simple test bench
library ieee;
use ieee.std_logic_1164.all;
entity half_adder_tb is
end half_adder_tb;
architecture tb of half_adder_tb is
signal a, b : std_logic; -- inputs
signal sum, carry : std_logic; -- outputs
begin
-- connecting test bench signals with half_adder.vhd
UUT : entity work.half_adder port map (a => a, b => b, sum => sum, carry => carry);
-- inputs change in time (not synthesizable)
-- 00 at 0 ns
-- 01 at 20 ns, as b is 0 at 20 ns and a is changed to 1 at 20 ns
-- 10 at 40 ns
-- 11 at 60 ns
```

```
a <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns; b \le 0', '1' after 40 ns; end 0
```

As you can see the entity of the tb has no inputs or outputs. The reason is that this component does not communicate with other external elements. The DUT is then connected to local signals that vary in time, going through all the possible combinations. Analyzing how the outputs of the DUT vary one can understand if it is performing correctly.

What happens when we have a very complex system? Do we have to check the behavior of every single signal?

No, we do not. When we test very complex device one trick is to generate an **error signal** that is triggered when something goes wrong.

How?

When you design a hardware device, it typically derives from a mathematical model or an algorithm. To test means to check that the model and the behavior of the HDL description are equal. So we have results coming from the HDL simulation and the ideal model. The error signal can be easily generated by a simple difference between such results. You can exploit three different approaches:

- Implement the ideal model directly in the test bench by describing it in a behavioral manner. The error signal would be part of the tb as a difference of the data produced by the DUT and the model;
- Implement the ideal model exploiting another language such as Python, Matlab, etc. and save the results in a text file (or similar). In the tb is possible to read the text file and generate an error signal as the difference of the data produced by the DUT and the model:
- Save the data produced by the DUT on a txt file (or similar) and exploit external software to check for errors.

**N.B.** The previous example implement a tb for a combinatorial circuit. For sequential circuits you need also to create a **reset** and a **clock** signals. Here an example:

```
-- Process for generating the clock Clk <= not Clk after ClockPeriod / 2;
```

Clk is a signal that every ClockPeriod / 2 changes its state.

To deepen you knowledge you can visit: https://vhdlguide.readthedocs.io/en/latest/vhdl/testbench.html https://www.unirc.it/documentazione/materiale\_didattico/599\_2008\_94\_2798.pdf

# 2 Scripting

Almost all the EDA tools used in this course supporte scripting. The use of the GUI is helpful as a first step to understand the flow, but then to repeat the flow (or part of the flow) scripts help in speeding up. The main language used in EDA tools scripting is TCL. However, for our purpose it becomes almost a sequence of commands. You can find the commands with all

the details about parameters in the documentation of each tool. However, it is possible to derive the commands by checking the console or the log file of the command-line shell, which is available in the GUI of the tool.

Example:

```
analyze -f vhdl -lib WORK ../src/file1.vhd
analyze -f vhdl -lib WORK ../src/file2.vhd
analyze -f vhdl -lib WORK ../src/top.vhd
elaborate top -lib WORK
create_clock -name My_CLK -period 5.0 CLK
compile
report_area >> ./report_area.txt
report_timing >> ./report_timing.txt
```

# 3 Homework report preparation

On "Portale della didattica" you have a template for the homework report. Please follow the scheme already provided and remeber that the report should be self-contained, complete, clear and accurate. Diagrams, graphs and figures which could be useful to better understand your design have to be included in the report.

**Note:** Please be ready to present your work during the oral discussion. You have to explain your work, the results you obtained and compare the different solutions.

# 4 Projects delivery

Each project you are preparing for this course must be delivered by uploading it on portale della didattica. Each deliverable will be a zip archive containing all the source files, the scripts and the main reports. Please <u>do not include</u> work folders, temporary and intermediate files. Only input and output are required with instructions to re-create the outputs with the material you uploaded.

# 5 Disk space

As the number of groups is large and the amount of disk space is finite, please do not leave large files/folders on the server. When the disk is full nobody can connect to the server, thus the System Administrator will remove files to make room.

# **Integrated System Architectures**

# FREQUENTLY ASKED QUESTIONS

#### Maurizio Martina

PLEASE: read carefully the pdfs available on "Portale della Didattica", several answers to your problems are already written in the documentation. Moreover, the tools very often give you important information on the command line with some details about errors, warnings, ... please read them.

### Q) The tool (simulator, synthesizer, ...) does not start.

A) Under /software/scripts you find all the initialization scripts, issue the command

```
source <init_file>
```

each of these script files sets-up the environment for launching the tool

### Q) Design Compiler does not find the target library/components.

A) Make sure you have created the ".synopsys\_dc.setup" file (the name starts with the '.', dot, character). If you copy&paste the text from the pdf be aware of underscore '\_' and space characters.

## Q) The tool states it cannot create the file (netlist, saif, vcd, ...)

A) Usually this happens when you try to write a file in a directory and the directory does not exist. Please check/create the directory before issuing the command.

### Q) Encounter is not able to find the VDD and GND pins.

A) Usually this happens when you create from the scratch your configuration file. You have to download it from "Portale della Didattica" and modify it instead.

### Q) The tool cannot find a file or an element I created, but the element exists.

A) Usually, this happens if you mix the case of characters when naming files, data, components, elements, ... Please note that VHDL is not case sensitive, whereas Verilog is. As a good design rule avoid mixing the case of characters, choose your own rules and be consistent with them.

# Q) Modelsim is not accepting all the options for switching activity annotation.

A) The options passed to *vsim* must be all on the same command line. In the pdf they appear on different lines just due to the limited number of characters per line the document style can handle.

### Q) Modelsim is not able to compile/simulate the SystemC files.

A) Please check you sourced the correct 'init\_file' for modelsim. Not all modelsim versions support SystemC, only the most recent ones.

## Q) The command(s) shown in the pdf give an error

A) Probably you made a 'Copy-Paste' from the pdf to the shell/tool/editor, please check the characters are correct (especially underscore '\_' and spaces).