Lab 3 Report

CENG3420


Lam Kin Ho

1155158095


 $6~\mathrm{May},\,2022$

Lab 3.1


For uop, refer to graffle provided and enable required signal except J2 as waiting for READY.




its next state is 5 so I have to enable J0(8), LD.MDR(11), and MIO_EN(30).




its next state is 6 so I have to enable J1(7), LD.MDR(11), MIO_EN(30), and DATASIZE(32). So it should be 00000010001000000000000001010.




its next state is 33 so I have to enable J5(3), J0(8), LD.MDR(11), GateALUSHF(18), MDR-MUX(26), RS2En(28). MIO_En(30)



its next state is 37 so I have to enable J5(3), J0(8), MIO_EN(30), WE(31), DATASIZE(32). So it should be 00100001000000000000000001110.



its next state is 0 so I have to enable LD.REG(13), GateALUSHF(18), RS2En(28), RS2En(29).



its next state is 0 so I have to enable LD.PC(9), GateMAR(16), PCMUX(20), ADDR1MUX(21), ADDR2MUX(24), RS1En(29).

So it should be 0000000100000100011001000010000.

For hard wired x0=0, just

```
const CURRENT_LATCHES.REGS[0] = 0;
const NEXT_LATCHES.REGS[0] = 0;
```

Lab 3.2

```
switch (~datasize_mux(get_DATASIZE(CURRENT_LATCHES.MICROINSTRUCTION), mask_val(CURRENT_LATCHES.IR, 14, 12), 0))
{
case 0:
    MEMORY[CURRENT_LATCHES.MAR] = MASK7_0(CURRENT_LATCHES.MDR);
    break;
case 1:
    MEMORY[CURRENT_LATCHES.MAR] = MASK7_0(CURRENT_LATCHES.MDR);
    MEMORY[CURRENT_LATCHES.MAR+1] = MASK15_8(CURRENT_LATCHES.MDR);
    break;
case 2:
case -1:
    MEMORY[CURRENT_LATCHES.MAR] = MASK7_0(CURRENT_LATCHES.MDR);
    MEMORY[CURRENT_LATCHES.MAR+1] = MASK15_8(CURRENT_LATCHES.MDR);
    MEMORY[CURRENT_LATCHES.MAR+2] = MASK23_16(CURRENT_LATCHES.MDR);
    MEMORY[CURRENT_LATCHES.MAR+3] = MASK31_24(CURRENT_LATCHES.MDR);
default:
    break;
}
```

When writing to memory, call the datasize_mux to identify whether it is lw, lh or lb. The returned value need to bitwise not as it is bitwise not it datasize_mux. The memory block is one-byte each, so similar technique in lab2 is applied.

When reading from memory, similarly, call datasize_mux and bitwise not it. For lh and lb case, it have to signed extend. Other technique is same with write_mem and lab2.

for reg/mar/ir, if its LD signal is enable, just set it as BUS value. for pc, call the pc_mux function, if LD.PC is disable, it return pc+4. if LD.PC is enable, it return BUS value.

Lab 3.3

```
value_of_GateMAR = mar_mux(
    get_MARMUX(CURRENT_LATCHES.MICROINSTRUCTION),
    value_of_MARMUX,
    mask_val(CURRENT_LATCHES.IR, 31, 12) << 20);</pre>
```

For GateMAR, call mar_mux, if MARMUX is 1, GateMAR = shift 20. if MARMUX is 0, GateMAR = value_of_MARMUX calculated above.

For value_of_shift_function_unit, call shift_function_unit, pass (func3,func7,(if Rs1_en is enable pass RS1, else pass 0),(if RS2MUX is 1, and Rs2_en is enable, pass RS2, else pass 0, if RS2MUX is 0, pass value from I immGen))

For value_of_GateALUSHF, choose value_of_alu or value_of_shift_function_unit based on funct3.

For value_of_GateRS2, if RS2_en is enable, it equal rs2, else, it equal 0

```
switch ((_GateMDR << 4) + (_GateRS2 << 3) + (_GatePC << 2) + (_GateALUSHF << 1) + (_GateMAR)) {
   case 0:
       BUS = 0;
       break;
        * Lab3-3 assignment
       BUS = value_of_GateMAR;
       break;
   case 2:
        * Lab3-3 assignment
       BUS = value_of_GateALUSHF;
       break;
       BUS = value_of_GatePC;
       break;
   case 8:
       BUS = value_of_GateRS2;
       break;
   case 16:
       BUS = value_of_GateMDR;
       break;
   default:
       BUS = 0;
       warn("unknown gate drivers for BUS\n");
```

Finally, just assign BUS to corresponding value_of_Gate* based on control signal.

1 Result

The result of lab3.1 3.2 3.3 is same:

For swap:

```
For count 10:
zero
         [x0]:
                 0x00000000
         [x1]:
ra
                 0x00000000
sp
         [x2]:
                 0x00000000
         [x3]:
                 0x00000000
gp
                 0x00000000
tp
t0
         [x4]:
         [x5]:
                 0x00000020
t1
         [x6]:
                 0x00000000
t2
         [x7]:
                 0x00000037
fp/s0
         [8x]
                 0x0000001c
51
         [x9]:
                 0x00000000
a0
         [x10]:
                 0x00000000
a1
         [x11]:
                 0x00000000
a2
                 0x00000000
         [x12]:
                 0x00000000
```

For isa:

```
memory content [0x00000094..0x00000094]:
 0x00000094 (148) : 0xffffffee
RISCV LC SIM > rdump
current register/bus values:
instruction count: 32
PC
                : 0x00400000
registers:
        [x0]:
                0x00000000
zero
        [x1]:
                0x00000040
ra
        [x2]:
sp
                0x00000000
gp
        [x3]:
                0x00000000
tp
        [x4]:
                0x00000000
t0
        [x5]:
                0x00000000
t1
        [x6]:
                0x00000000
t2
        [x7]:
                0x00000000
fp/s0
        [x8]:
                0x0000007c
51
        [x9]:
                0x00000084
a0
                0xfffffffe
        [x10]:
a1
                0xffffffff
        [x11]:
                0xfffff800
a2
        [x12]:
        [x13]:
                0xffffffee
```