21800612 임건호

(4.2).

4.2.1 0 instruction memory.

@ Write port in registers.

3 both register read ports.

@ ALU (to add Ad and Re together)

4.2.2 This one can work using existing blocks.

80, no need for new functional blocks.

Do not need any of new signals.

It only needs to be change in.

Control signals.

47.1

Sign-extend 6,0000 0000 0000 0001 0100.

(Shift left 2" (2001 1000 1000 0000 0000 0101 0000

4.7.2.

ALU Op. 1,00.

4.7.3.

New PC 1 PC+4

Path : PC -> Add (PC+4) -> branch Mux

4.7.4.

Wrag Max: 200 D. (fog Det = X)

ALU MUX : 20

Branch Mux : PC+4

Mem /ALU MUX : X

Jump Max: PC+4

4.7.5

ALU: -3 and 20

Add (PC+4) . PC and 4

Add (Branch) : PC +4 and 20*4

4.7.6

G Read Register 1, Read Register 2, Write Register, Write data, Deg Write

4.14.3.

LW R2, O'CRI)

Label 1: BEZ R2, Label 2. # not taken once, then taken.

LW. R3, O(R2)

BBZ R3., Label 1 # taken.

ADD RI, R3, R1

Label 2: Sw R1, O(R2)