



SFPGA SECVENTA LFSR

Student: Achiriloaei Ioana Isabela Profesor îndrumător: Albert Csaba Fazakas



Walk 1 OUT to left, Walk0 OUT to right. States INCLUDE OF



Cod:

```
-- Company:
-- Engineer:
-- Create Date: 10/20/2020 11:18:02 AM
-- Design Name:
-- Module Name: DataConcat4To12 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
use IEEE.std logic arith.all;
use IEEE.std_logic_unsigned.all;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;
entity Pattern Gen is
     Port ( CLK : in STD LOGIC
                                                                         ;
              RESETn : in STD LOGIC
              CE : in STD LOGIC
               : out STD LOGIC VECTOR (7 downto 0)
   );
end Pattern Gen;
architecture Behavioral of Pattern Gen is
constant INIT VAL : std logic vector ( 7 downto 0) := X"17";
constant END_VAL : std logic vector ( 7 downto 0) := X"0F";
signal Q Intern : STD LOGIC VECTOR (7 downto 0):= X"0F";
Q <= Q Intern;
process (CLK, RESETn, Q intern)
if rising edge (CLK) then
```

Simulare:

