

ORGANIZAÇÃO E ARQUITETURA DE COMPUTADORES

Arquitetura RISC-V

Prof^a. Fabiana F F Peres

Apoio: Camile Bordini

Conceitos: Arquitetura

- "Conjunto de recursos percebidos pelo programador em linguagem de máquina, tais como
 - 1. Registradores
 - 2. Tipos de dados manipulados pelas instruções
 - 3. Organização da memória principal
 - 4. Modos de endereçamento
 - 5. Conjunto de instruções ..."

Conjunto de Instruções

- 1. Instruções aritméticas
- 2. Instruções de transferência de dados
- 3. Instruções lógicas
- 4. Instruções de deslocamentos
- 5. Instruções de desvios condicionais
- 6. Instruções de desvios incondicionais

1. Instruções aritméticas

Category	Instruction	Example	Meaning	Comments
	Add	add x5, x6, x7	x5 = x6 + x7	Three register operands; add
Arithmetic	Subtract	sub x5, x6, x7	x5 = x6 - x7	Three register operands; subtract
A CONTROL OF THE PARTY OF THE P	Add immediate	addi x5, x6, 20	x5 = x6 + 20	Used to add constants
	Load doubleword	ld x5. 40(x6)	x5 = Memory[x6 + 40]	Doubleword from memory to register
	Store doubleword	sd x5, 40(x6)	Memory[x6 + 40] = x5	Doubleword from register to memory
	Load word	1w x5, 40(x6)	x5 = Memory[x6 + 40]	Word from memory to register
	Load word, unsigned	1wu x5. 40(x6)	x5 = Memory[x6 + 40]	Unsigned word from memory to register
	Store word	sw x5, 40(x6)	Memory[x6 + 40] = x5	Word from register to memory
	Load halfword	1h x5, 40(x6)	x5 = Memory[x6 + 40]	Halfword from memory to register
Data transfer	Load halfword, unsigned	1hu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned halfword from memory to register
	Store halfword	sh x5, 40(x6)	Memory[x6 + 40] = x5	Halfword from register to memory
	Load byte	1b x5, 40(x6)	x5 = Memory[x6 + 40]	Byte from memory to register
	Load byte, unsigned	1bu x5. 40(x6)	x5 = Memory[x6 + 40]	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	Memory[x6 + 40] = x5	Byte from register to memory
	Load reserved	1r.d x5, (x6)	x5 = Memory[x6]	Load; 1st half of atomic swap
	Store conditional	sc.d x7. x5. (x6)	Memory[x6] = x5; $x7 = 0/1$	Store; 2nd half of atomic swap
	Load upper immediate	Tui x5, 0x12345	x5 = 0x12345000	Loads 20-bit constant shifted left 12 bits

2. Instruções de transferência de dados

Category	Instruction	Example	Meaning	Comments
	Add	add x5, x6, x7	x5 = x6 + x7	Three register operands; add
Arithmetic	Subtract	sub x5, x6, x7	x5 = x6 - x7	Three register operands; subtract
	Add immediate	addi x5, x6, 20	x5 = x6 + 20	Used to add constants
	Load doubleword	ld x5. 40(x6)	x5 = Memory[x6 + 40]	Doubleword from memory to register
	Store doubleword	sd x5, 40(x6)	Memory[$x6 + 40$] = $x5$	Doubleword from register to memory
	Load word	1w x5, 40(x6)	x5 = Memory[x6 + 40]	Word from memory to register
	Load word, unsigned	1wu x5. 40(x6)	x5 = Memory[x6 + 40]	Unsigned word from memory to register
	Store word	sw x5, 40(x6)	Memory[x6 + 40] = x5	Word from register to memory
	Load halfword	1h x5, 40(x6)	x5 = Memory[x6 + 40]	Halfword from memory to register
Data transfer	Load halfword, unsigned	1hu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned halfword from memory to register
	Store halfword	sh x5, 40(x6)	Memory[x6 + 40] = x5	Halfword from register to memory
	Load byte	1b x5, 40(x6)	x5 = Memory[x6 + 40]	Byte from memory to register
	Load byte, unsigned	1bu x5. 40(x6)	x5 = Memory[x6 + 40]	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	Memory[x6 + 40] = x5	Byte from register to memory
	Load reserved	1r.d x5, (x6)	x5 = Memory[x6]	Load; 1st half of atomic swap
	Store conditional	sc.d x7. x5. (x6)	Memory[\times 6] = \times 5; \times 7 = 0/1	Store; 2nd half of atomic swap
	Load upper immediate	Tui x5, 0x12345	x5 = 0x12345000	Loads 20-bit constant shifted left 12 bits

3. Instruções lógicas

Category	Instruction	Example	Meaning	Comments
	And	and x5, x6, x7	x5 = x6 & x7	Three reg. operands; bit-by-bit AND
	Inclusive or	or x5, x6, x8	x5 = x6 x8	Three reg. operands; bit-by-bit OR
aginal	Exclusive or	xor x5. x6. x9	$x5 = x6 ^ x9$	Three reg. operands; bit-by-bit XOR
_ogical	And immediate	andi x5. x6, 20	x5 = x6 & 20	Bit-by-bit AND reg, with constant
	Inclusive or immediate	ori x5, x6, 20	x5 = x6 20	Bit-by-bit OR reg. with constant
	Exclusive or immediate	xori x5. x6. 20	x5 = x6 ^ 20	Bit-by-bit XOR reg. with constant
	Shift left logical	s11 x5. x6. x7	x5 = x6 << x7	Shift left by register
	Shift right logical	sr1 x5, x6, x7	x5 = x6 >> x7	Shift right by register
	Shift right arithmetic	sra x5. x6. x7	x5 = x6 >> x7	Arithmetic shift right by register
Shift	Shift left logical immediate	s111 x5. x6. 3	x5 = x6 << 3	Shift left by immediate
	Shift right logical immediate	srli x5, x6, 3	x5 = x6 >> 3	Shift right by immediate
	Shift right arithmetic immediate	srai x5, x6, 3	x5 = x6 >> 3	Arithmetic shift right by immediate

4. Instruções de deslocamentos

Category	Instruction	Example	Meaning	Comments
	And	and x5, x6, x7	x5 = x6 & x7	Three reg. operands; bit-by-bit AND
	Inclusive or	or x5, x6, x8	x5 = x6 x8	Three reg. operands; bit-by-bit OR
nginal	Exclusive or	xor x5. x6. x9	$x5 = x6 ^ x9$	Three reg. operands; bit-by-bit XOR
ogical	And immediate	andi x5. x6, 20	x5 = x6 & 20	Bit-by-bit AND reg, with constant
	Inclusive or immediate	ori x5. x6. 20	x5 = x6 20	Bit-by-bit OR reg. with constant
	Exclusive or immediate	xori x5. x6. 20	x5 = x6 ^ 20	Bit-by-bit XOR reg. with constant
	Shift left logical	s11 x5. x6. x7	x5 = x6 << x7	Shift left by register
	Shift right logical	sr1 x5, x6, x7	x5 = x6 >> x7	Shift right by register
	Shift right arithmetic	sra x5. x6. x7	x5 = x6 >> x7	Arithmetic shift right by register
Shift	Shift left logical immediate	s111 x5. x6. 3	x5 = x6 << 3	Shift left by immediate
gaves between 1980.	Shift right logical immediate	srli x5, x6, 3	x5 = x6 >> 3	Shift right by immediate
	Shift right arithmetic immediate	srai x5, x6, 3	x5 = x6 >> 3	Arithmetic shift right by immediate

5. Instruções de desvios condicionais

Category	Instruction	Example	Meaning	Comments
	Branch if equal	beq x5, x6, 100	if (x5 == x6) go to PC+100	PC-relative branch if registers equal
	Branch if not equal	bne x5. x6. 100	if (x5 != x6) go to PC+100	PC-relative branch if registers not equal
	Branch if less than	blt x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less
Conditional	Branch if greater or equal	bge x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal
branch	Branch if less, unsigned	bltu x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less, unsigned
	Branch if greater or equal, unsigned	bgeu x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal, unsigned
Unconditional	Jump and link	jal x1, 100	x1 = PC+4; go to PC+100	PC-relative procedure call
branch	Jump and link register	jalr x1, 100(x5)	x1 = PC+4; go to x5+100	Procedure return; indirect call

6. Instruções de desvios incondicionais

Category	Instruction	Example	Meaning	Comments
	Branch if equal	beq x5, x6, 100	if (x5 == x6) go to PC+100	PC-relative branch if registers equal
	Branch if not equal	bne x5, x6, 100	if (x5 != x6) go to PC+100	PC-relative branch if registers not equal
	Branch if less than	blt x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less
Conditional	Branch if greater or equal	bge x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal
branch	Branch if less, unsigned	bltu x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less, unsigned
	Branch if greater or equal, unsigned	bgeu x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal, unsigned
Unconditional	Jump and link	jal x1, 100	x1 = PC+4: go to PC+100	PC-relative procedure call
	Jump and link register	jalr x1, 100(x5)	x1 = PC+4; go to x5+100	Procedure return; indirect call

Formato das instruções

- Organizadas em seis classes
 - 1. Tipo-R para operações de registradores
 - 2. Tipo-I para valores imediatos curtos e loads
 - 3. Tipo-S para stores
 - 4. Tipo-B para desvios condicionais
 - 5. Tipo-U para valores imediatos longos
 - 6. Tipo-J para saltos incondicionais

RISC-V Instructions	Name	Format
Add	add	R
Subtract	sub	R
Add immediate	addi	Î
Load doubleword	1d	1
Store doubleword	sd	S
Load word	lw	L
Load word, unsigned	1wu	1
Store word	SW	S
Load halfword	1h	1
Load halfword, unsigned	1hu	I
Store halfword	sh	S
Load byte	16	I
Load byte, unsigned	1bu	1
Store byte	sb	S
Load reserved	lr.d	R
Store conditional	sc.d	R
Load upper immediate	lui	U

RISC-V Instructions	Name	Format
And	and	R
Inclusive or	or	R
Exclusive or	xor	R
And immediate	andi	1
Inclusive or immediate	ori	1
Exclusive or immediate	xori	1
Shift left logical	sll	R
Shift right logical	srl	R
Shift right arithmetic	sra	R
Shift left logical immediate	slli	1
Shift right logical immediate	srli	- 1
Shift right arithmetic immediate	srai	1
Branch if equal	beq	SB
Branch if not equal	bne	SB
Branch if less than	blt	SB
Branch if greater or equal	bge	SB
Branch if less, unsigned	bltu	SB
Branch if greatr/eq, unsigned	bgeu	SB
Jump and link	jal	UJ
Jump and link register	jalr	1

Formato das instruções

31	30 25	5 24 21	20	19	15	5 14	12 11	8	7	6 0	
f	unct7	rs	2		rs1	funct3		rd		opcode	Tipo R
											_ -
	imm[1	1:0]			rs1	funct3		rd		opcode	Tipo I
											-
imi	n[11:5]	rs	2		rs1	funct3		imm[4	:0]	opcode	Tipo S
L											+
imm[12]	imm[10:5]	rs	2		rs1	funct3	imm[4:1] i	imm[11]	opcode	Tipo B
											-
		imm[3	1:12]					rd		opcode	Tipo U
											T
imm[20]	imm[1	0:1]	imm[11]	imm[1	9:12]		rd		opcode	Tipo J

Formato R

		f	unct	7					rs2					rs1			f	unct.	3			rd					oj	pcod	le		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- opcode: operação da instrução
- rd: registrador destino. Armazena o resultado da operação
- funct3: opcode adicional
- rs1: primeiro operando
- rs2: segundo operando
- funct7: opcode adicional

funct7	rs2	rs1	funct3	rd	opcode		
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits		

Instruction	Format	funct7	rs2	rs1	funct3	rd	opcode
add (add)	R	0000000	reg	reg	000	reg	0110011
sub (sub)	R	0100000	reg	reg	000	reg	0110011

Tipo-R para operações de registradores

		f	unct	7					rs2				rs1		f	unct	3			rd					0]	pcod	le		
31	31 30 29 28 27 26 2					25	24	3		21		18		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Tipo-I para valores imediatos curtos e loads

				j	imm	[11:0]							rs1			f	unct	3			rd					0]	pcod	le		
31	1 30 29 28 27 26 25 24 23 22 21								20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

Tipo-S para stores

		im	m[11	:5]					rs2					rs1			f	unct	3		imı	m[4:	0]				0]	pcod	le		
31	30		28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Tipo-B para desvios condicionais


	im	m[12] im	m[10):5]				rs2					rs1			f	unct	3	im	m[4:	1] in	1m[11]			0	pcod	le		
	imm[12] imm[10:5]																														
31	31 30 29 28 27 26 25			25	24	23	22	21	20	19	18		16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

Tipo-U para valores imediatos longos

								iı	mm[.	31:12	2]											rd					oj	pcod	le		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Tipo-J para saltos incondicionais

			j	imm	[20]		imm	[10:1	.]	im	ım[1]	1]	im	ım[1	9:12]							rd					oj	pcod	le		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



$$A[2] = A[2] + f;$$

Name	Register number	Usage
x0	0	The constant value 0
x1 (ra)	1	Return address (link register)
x2 (sp)	2	Stack pointer
x3 (gp)	3	Global pointer
x4 (tp)	4	Thread pointer
x5-x7	5–7	Temporaries
x8-x9	8-9	Saved
x10~x17	10-17	Arguments/results
x18-x27	18-27	Saved
x28-x31	28-31	Temporaries

- considere que a variável f está armazenada no registrador x21 e que o segmento (base) do vetor A está em x10
- assuma que A é um vetor de dados de 32 bits;
 logo, A[2] indica offset de 2 palavras

Código Assembly:

```
lw x9, 8(x10)  //x9 = A[2]
add x9, x9, x21  //x9 = A[2] + f
sw x9, 8(x10)  //A[2] = A[2] + f
```

lw rd, imm(rs1)
add rd, rs1, rs2
sw rs2, imm(rs1)

	opcode	funct3	funct7
lw	$(0000011)_2 (3)_{10}$	010	-
add	$(0110011)_2 (51)_{10}$	000	0000000
sw	$(0100011)_2 (35)_{10}$	010	-

$$A[2] = A[2] + f;$$



(I) lw x9, 8(x10)
$$//x9 = A[2]$$

(R) add x9, x21, x9
$$//x9 = A[2] + f$$

(S) sw x9, 8(x10)
$$//A[2] = A[2] + f$$



imm[11:0)]	rs1	funct3	rd	opcode	(I)
funct7	rs2	rs1	funct3	rd	opcode	(R)
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	(S)



		2	3	(I) lw x9, 8(x10)
0		0	51	(R) add x9, x21, x9
		2	35	(S) sw x9, 8(x10)

	opcode	funct3	funct7
lw	$(0000011)_2 (3)_{10}$	010	-
add	$(0110011)_2 (51)_{10}$	000	0000000
sw	$(0100011)_2 (35)_{10}$	010	-

$$A[2] = A[2] + f;$$



(I) lw x9, 8(x10)
$$//x9 = A[2]$$

(R) add x9, x21, x9
$$//x9 = A[2] + f$$

(S) sw x9, 8(x10)
$$//A[2] = A[2] + f$$



imm[11:0)]	rs1	funct3	rd	opcode	(I)
funct7	rs2	rs1	funct3	rd	opcode	(R)
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	(S)



8		10	2	9	3	(I) lw x9, 8(x10)
0	9	21	0	9	51	(R) add x9, x21, x9
0	9	10	2	8	35	(S) sw x9, 8(x10)

	opcode	funct3	funct7
lw	$(0000011)_2 (3)_{10}$	010	-
add	$(0110011)_2 (51)_{10}$	000	0000000
sw	$(0100011)_2 (35)_{10}$	010	-

$$A[2] = A[2] + f;$$



(I) lw x9, 8(x10)
$$//x9 = A[2]$$

(R) add x9, x21, x9
$$//x9 = A[2] + f$$

(S) sw x9, 8(x10)
$$//A[2] = A[2] + f$$



imm[11:0]		rs1	funct3	rd	opcode	(I)
funct7	rs2	rs1	funct3	rd	opcode	(R)
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	(S)



(I) lw x9, 8(x10)	0000011	01001	010	01010	000000001000	
(R) add x9, x21, x9	0110011	01001	000	10101	01001	0000000
(S)sw x9, 8(x10)	0100011	01000	010	01010	01001	0000000

$$A[30] = h - A[30] + 1;$$

- considere que a variável h está armazenada no registrador x21 e que o segmento (base) do vetor A está em x10
- assuma que A é um vetor de dados 32 bits; logo, A[30] indica offset de 30 palavras

Código Assembly: ?

```
lw rd, imm(rs1)
sub rd, rs1, rs2
addi rd, rs1, imm
sw rs2, imm(rs1)
```

$$A[30] = h - A[30] + 1;$$

- considere que a variável h está armazenada no registrador x21 e que o segmento (base) do vetor A está em x10
- assuma que A é um vetor de dados 32 bits; logo, A[30] indica offset de 30 palavras

Código Assembly:

```
lw x9, 120(x10) //x9=A[30]
sub x9, x21, x9 //x9=h-A[30]
addi x9, x9, 1 //x9=h-A[30]+1
sw x9, 120(x10) //A[30]=h-A[30]+1
```

```
lw rd, imm(rs1)
sub rd, rs1, rs2
addi rd, rs1, imm
sw rs2, imm(rs1)
```

	opcode	funct3	funct7
lw	$(0000011)_2 ou (3)_{10}$	010	-
sub	$(0110011)_2$ ou $(51)_{10}$	000	0100000
addi	(0010011) ₂ ou (19) ₁₀	000	-
SW	(0100011) ₂ ou (35) ₁₀	010	-

$$A[30] = h - A[30] + 1;$$



```
(I) lw x9, 120 (x10) //x9=A[30]

(R) sub x9, x21, x9 //x9=h-A[30]

(I) addi x9, x9, 1 //x9=h-A[30]+1

(S) sw x9, 120 (x10) //A[30]=h-A[30]+1
```



imm[11:0	rs1	funct3	rd	opcode	(I)	
funct7	rs2	rs1	funct3	rd	opcode	(R)
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	(S)

	opcode	funct3	funct7
lw	$(0000011)_2 ou (3)_{10}$	010	-
sub	$(0110011)_2$ ou $(51)_{10}$	000	0100000
addi	(0010011) ₂ ou (19) ₁₀	000	-
SW	(0100011) ₂ ou (35) ₁₀	010	-

$$A[30] = h - A[30] + 1;$$



```
(I) lw x9, 120 (x10) //x9=A[30]

(R) sub x9, x21, x9 //x9=h-A[30]

(I) addi x9, x9, 1 //x9=h-A[30]+1

(S) sw x9, 120 (x10) //A[30]=h-A[30]+1
```



	(I) lw x9, 120(x10)
	(R) sub x9, x21, x9
	(I) addi x9, x9, 1
	(S) sw x9, 120(x10)

Referências

• PATTERSON, David A; HENNESSY, John

L; Computer Organization and Design – The hardware/software interface RISC-V edition; Elsevier – Morgan Kaufmann/Amsterdam.

• PATTERSON, David; Waterman, Andrew;

The RISC-V reader: an open architecture atlas; First edition. Berkeley, California: Strawberry Canyon LLC, 2017.