


	1			1 ±			
MSI	RESET	LOAD	MODULE				
CHIP	(清零)	(置数)	(进制)				
74LS160	异步	同步	10	1			
	Asynchronous	Synchronous					
74LS161	异步	同步	16				
	Asynchronous	Synchronous					
74LS163	同步	同步	16	1			
	Synchronous	Synchronous					
74LS190	无	异步	(加/减)10	1			
	none	Asynchronous	Up/down 10				
74LS191	无	异步	Up/down	1			
	none	Asynchronous	16				
By Bao Qilian							




Synchronous Sequential Circuit Models:



- · Structural
 - Logic diagram
 - Excitation Equations
 - Output equations
- · Behavioral
 - Transition and output equations
 - Transition table
 - State table (Next-state table)
- -State diagram (graph)

By Bao Qilian




· SSC Design : Derive a structural model from one of the behavioral models

2018/11/27

By Bao Qilian

Analysis of Synchronous Sequential Circuits Step1: Derive the excitation and output




Step2: Derive the transition equations Step3: Construct the transition table Step4: Construction the next-state

table

Step5: Draw state diagram

2018/11/27

By Bao Qilian



Step1: Derive the excitation and output equations



Excitation equation:

$$oldsymbol{J}_0 = \overline{oldsymbol{X}} + \overline{oldsymbol{Q}}_1$$

$$K_0 = 1$$

$$\boldsymbol{J}_1 = \boldsymbol{Q}_0$$

$$\boldsymbol{K}_{1} = \boldsymbol{X} + \boldsymbol{Q}_{0}$$

Output equation:

$$\boldsymbol{Y} = \boldsymbol{X} \overline{\boldsymbol{Q}}_0 \boldsymbol{Q}_1 + \overline{\boldsymbol{X}} \boldsymbol{Q}_0 \boldsymbol{Q}_1$$

2018/11/27

By Bao Qilian

Step2: Derive the transition equations



42

- · Use the characteristic equation for J-K flip-flops: $Q^{n+1} = J\overline{Q} + \overline{K}Q$
- ☐ The resulting transition equations are: $Q_0^{n+1} = J_0 \overline{Q}_0 + \overline{K}_0 Q_0 = (\overline{X} + \overline{Q}_1) \overline{Q}_0 + 0 \cdot Q_0$ $= \overline{X}\overline{Q}_0 + \overline{Q}_0\overline{Q}_1$ $Q_1^{n+1} = J_1\overline{Q}_1 + \overline{K}_1Q_1 = Q_0\overline{Q}_1 + \overline{X+Q_0}Q_1$ $= Q_0 \overline{Q}_1 + \overline{X} \overline{Q}_0 Q_1$

2018/11/27

By Bao Qilian

Step3: Construct the transition table X=0X=1 Q_1^{n+1} Q_0^{n+1} Q_0^{n+1} Υ Q_1^{n+1} Υ $Q_1 Q_0$ 0 0 0 0 1 0 0 1 0 1 0 1 1 0 0 1 0 0 2 1 0 1 1 0 0 0 1 3 0 1 1 0 0 0 0


By Bao Qilian

Step4: Construction the next-state table



	X=0		X=1	
Q	Q	Y	Q	Y
0	1	0	1	0
1	2	0	2	0
2	3	0	0	1
3	0	1	0	0
2018/11/27				44

By Bao Oilian



同步 村序 逻辑 电路的分析方法 攀分析一个时序电路,就是要找出给定电路的逻辑 即能(状态表、状态图或时序图)。

一般步骤:

1. 写方程式

<u>时钟方程</u>:各个触发器时钟信号的逻辑表达式; <u>输出方程</u>:时序电路各个输出信号的逻辑表达式 <u>驱动方程</u>:各个触发器同步输入端信号的逻辑表达式

2. 求状态方程

把驱动方程代入相应触发器的特性方程即可求出 2018/11/27

By Bao Qilian

3. 进行计算

把电路输入和现态的各种可能取值,代入状态方程 和输出方程进行计算,求出相应的次态和输出方程 注意事项:

- 状态方程有效的时钟条件,凡不具备时钟条件者
- , 触发器将保持原状态不变;
- 电路的现态;
- 不能漏掉任何可能出现的状态和输入的取值;
- 若给定了起始值,可从给定起始值开始依次计算
- ,否则可自设起始值。

2018/11/27

By Bao Qilian

4. 画状态图或列状态表、画时序图



48

注意事项:

- 状态转换是由现态转换到次态;
- 输出是现态和输入的函数:
- 画时序图时注意时钟条件。
- 5. 说明电路功能

2018/11/27

47

By Bao Qilian

