

电子技术

Introduction to Electronics

By Bao Qilian

鲍其莲

2018/10/23

1

电子技术

4 Encoders

• 4-2 Encoders

• Decimal-to-BCD

• 8-3 Priority Encoders

• Expansion

2018/10/23

By Bao Qilian

2

电子技术

Principle of Encoders

• Encoder performs a “reverse” decoder function. i.e. converts a decimal digit to a binary code.

2018/10/23

By Bao Qilian

3

电子技术

4-2 Encoder

I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	A <sub>1</sub>	A <sub>0</sub>
0	1	1	1	0	0
1	0	1	1	0	1
1	1	0	1	1	0
1	1	1	0	1	1

I<sub>0</sub>

I<sub>1</sub>

I<sub>2</sub>

I<sub>3</sub>

A<sub>0</sub>

A<sub>1</sub>

$$A_0 = I_0 I_1 \overline{I_2} I_3 + I_0 I_1 I_2 \overline{I_3} = \overline{I_0 I_1 I_2 I_3} + I_0 I_1 I_2 I_3$$

$$A_1 = I_0 I_1 \overline{I_2} I_3 + I_0 I_1 I_2 \overline{I_3} = \overline{I_0 I_1 I_2 I_3} + I_0 I_1 I_2 I_3$$

2018/10/23

By Bao Qilian

4

电子技术

Decimal-to-BCD Encoder

• Convert decimal number to BCD coder.

2018/10/23

By Bao Qilian

5

电子技术


X <sub>9</sub>	X <sub>8</sub>	X <sub>7</sub>	X <sub>6</sub>	X <sub>5</sub>	X <sub>4</sub>	X <sub>3</sub>	X <sub>2</sub>	X <sub>1</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	1	0	0	0	0	1	1
0	0	0	0	0	1	0	0	0	0	0	1	0
0	0	0	0	1	0	0	0	0	0	0	1	1
0	0	1	0	0	0	0	0	0	0	0	1	1
0	1	0	0	0	0	0	0	0	0	0	1	0
1	0	0	0	0	0	0	0	0	0	0	1	0

2018/10/23

By Bao Qilian

6

1



### Note:

This kind of encoder works only when one input is active (HIGH) at a time, otherwise it will result in incorrect outputs.

2018/10/23

By Bao Qilian

### Decimal-to-BCD Priority Encoder

(优先编码器)

The priority function means that the encoder will produce a BCD output corresponding to the **highest-order** decimal digit input that is active and ignore any other lower-order active inputs.


2018/10/23

By Bao Qilian

### 8-3 Priority Encoder

2018/10/23

By Bao Qilian



111

FUNCTION TABLE

INPUTS									OUTPUTS				
EI	I0	I1	I2	I3	I4	I5	I6	I7	GS	A0	A1	A2	EO
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	L
L	X	X	X	X	X	X	X	L	L	L	L	L	H
L	X	X	X	X	X	X	L	H	L	H	L	L	H
L	X	X	X	X	X	L	H	H	L	L	H	L	H
L	X	X	X	X	L	H	H	H	L	H	H	L	H
L	X	X	X	L	H	H	H	H	L	L	L	H	H
L	X	X	L	H	H	H	H	H	L	H	L	H	H
L	X	L	H	H	H	H	H	H	L	L	H	H	H
L	L	H	H	H	H	H	H	H	L	H	H	H	H

H = High voltage level


L = Low voltage level

X = Don't care

2018/10/23

By Bao Qilian

12







电子技术

$$\begin{aligned} \bar{A}_0 &= \bar{7} + 7\bar{6}\bar{5} + 7\bar{6}5\bar{4}\bar{3} + 7\bar{6}54\bar{3}2\bar{1} = \bar{7} + \bar{6}\bar{5} + \bar{6}4\bar{3} + \bar{6}42\bar{1} \\ \bar{A}_1 &= \bar{7} + 7\bar{6} + 7\bar{6}5\bar{4}\bar{3} + 7\bar{6}54\bar{3}2 = \bar{7} + \bar{6} + \bar{5}4\bar{3} + \bar{5}42 \\ \bar{A}_2 &= \bar{7} + 7\bar{6} + 7\bar{6}5 + 7\bar{6}54 = \bar{7} + \bar{6} + \bar{5} + \bar{4} \\ \bar{EO} &= 76543210 \cdot \bar{EI} \\ \bar{GS} &= EO \cdot \bar{EI} \end{aligned}$$

2018/10/23

By Bao Qilian

14




## Application example

### Simplified keyboard encoder.

2018/10/23

By Bao Qilian

19



## 5 Coder Converter

- Convert one coder to another

2018/10/23

By Bao Qilian

21

## BCD-Binary Conversion

- Steps
  1. Determine the value or weight of each bit in the BCD number.
  2. Add all the weights that the corresponding bits are 1s.
  3. The sum is the equivalent binary number of BCD number.

2018/10/23

By Bao Qilian

22

### Example: BCD00100111(27)→Binary number

1. The weights of each bit as follows:

BCD numbers	0	0	1	0	0	1	1	1
	↑	↑	↑	↑	↑	↑	↑	↑
weights	80	40	20	10	8	4	2	1
	↑	↑	↑	↑	↑	↑	↑	↑
Binary weights	1010000	0101000	0010100	0001010	0001000	0000100	0000010	0000001

$$99 < 127 = 2^7$$

2018/10/23

By Bao Qilian

23







### 2. Sum of the weights:

80	40	20	10	8	4	2	1	
0	0	1	0	0	1	1	1	
								0000001
								0000010
								0000100
								+ 0010100
								0011011
								Binary number for decimal 27



2018/10/23

By Bao Qilian



24




## Logic Diagram for 4-bit data selector




## 74HC157A




## 74HC151 (8选1)




## Expansion: 16-inputs multiplexer







**Example: Implement the function by using 74HC151.**




Inputs			Output
$A_2$	$A_1$	$A_0$	$Y$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0


$$Y = \overline{A_2}\overline{A_1}A_0 + \overline{A_2}A_1A_0 + A_2\overline{A_1}A_0 + A_2A_1\overline{A_0} = \sum(1,3,5,6)$$

11/20/2023

By: Bao Qilian



74150 (16選1) Function Tables						74151 (8選1)								
54150/74150						54151A/75151A								
Inputs				Strobe S	Outputs W	Inputs			Strobe S	Outputs				
Select						Select				Y	W			
D	C	B	A			C	B	A						
X	X	X	X	H	H	X	X	X	H	L	H			
				L	E0	L	L	L	L	D0	D0			
				L	E1	L	L	H	L	D1	D1			
				L	E2	L	H	L	L	D2	D2			
				L	E3	L	H	H	L	D3	D3			
				L	E4	H	L	L	L	D4	D4			
				L	E5	H	L	H	L	D5	D5			
				L	E6	H	H	L	L	D6	D6			
				L	E7	H	H	H	L	D7	D7			
				L	E8									
				L	E9									
				L	E10									
				L	E11									
				L	E12									
				L	E13									
				L	E14									
				L	E15									



	Decimal Digit	Inputs				Output $Y$
		$A_3$	$A_2$	$A_1$	$A_0$	
	0	0	0	0	0	0
	1	0	0	0	1	1
	2	0	0	1	0	1
	3	0	0	1	1	0
	4	0	1	0	0	0
	5	0	1	0	1	1
	6	0	1	1	0	1
	7	0	1	1	1	1
	8	1	0	0	0	1
	9	1	0	0	1	0
	10	1	0	1	0	1
	11	1	0	1	1	0
	12	1	1	0	0	1
	13	1	1	0	1	1
	14	1	1	1	0	0
	15	1	1	1	1	1

Exercise: implement the function by 74150.

2018/10/23

By Bao Qilian

43

Exercise:

- Find the dimension-reduced(降维) karnagh map of  $Y=F(A_0,A_1,A_2,A_3)$ , assume that the values could be 0,1 and  $A_0$ .

2018/10/23

By Bao Qilian

44

Decimal Digit	$A_3$	$A_2$	$A_1$	$A_0$	Output Y
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	0
12	1	1	0	0	1
13	1	1	0	1	1
14	1	1	1	0	0
15	1	1	1	1	1

2018/10/23

45


Example 6-17

$$\begin{aligned}
 Y &= \bar{A}_3 \bar{A}_2 \bar{A}_1 A_0 + \bar{A}_3 \bar{A}_2 A_1 \bar{A}_0 + \bar{A}_3 A_2 \bar{A}_1 A_0 + \bar{A}_3 A_2 A_1 \bar{A}_0 + \bar{A}_3 A_2 A_1 A_0 \\
 &+ A_3 \bar{A}_2 \bar{A}_1 A_0 + A_3 \bar{A}_2 A_1 \bar{A}_0 + A_3 A_2 \bar{A}_1 A_0 + A_3 A_2 A_1 \bar{A}_0 + A_3 A_2 A_1 A_0 \\
 &= (\bar{A}_3 \bar{A}_2 \bar{A}_1) A_0 + (\bar{A}_3 \bar{A}_2 A_1) \bar{A}_0 + (\bar{A}_3 A_2 \bar{A}_1) A_0 + (\bar{A}_3 A_2 A_1) \bar{A}_0 \\
 &+ (A_3 \bar{A}_2 \bar{A}_1) \bar{A}_0 + (A_3 \bar{A}_2 A_1) A_0 + (A_3 A_2 \bar{A}_1) \bar{A}_0 + (A_3 A_2 A_1) A_0 \\
 Y &= (\bar{S}_2 \bar{S}_1 \bar{S}_0) D_0 + (\bar{S}_2 \bar{S}_1 S_0) D_1 + (\bar{S}_2 S_1 \bar{S}_0) D_2 + (\bar{S}_2 S_1 S_0) D_3 \\
 &+ (S_2 \bar{S}_1 \bar{S}_0) D_4 + (S_2 \bar{S}_1 S_0) D_5 + (S_2 S_1 \bar{S}_0) D_6 + (S_2 S_1 S_0) D_7 \\
 S_2 &= A_3, S_1 = A_2, S_0 = A_1 \\
 D_0 &= D_2 = D_7 = A_0, D_1 = D_4 = D_5 = \bar{A}_0, D_3 = D_6 = 1
 \end{aligned}$$

By Bao Qilian

46

$A_2 A_1$	00	01	11	10
0	$A_0$	$\bar{A}_0$	1	$A_0$
1	$\bar{A}_0$	$\bar{A}_0$	$A_0$	1



2018/10/23

By Bao Qilian

47

Exercise:

Please design a circuit with 74LS151 and NAND gates to implement the following functions:

$$\begin{aligned}
 (1) Y(A, B, C) &= \sum(1, 3, 5, 6) \\
 (2) Y(A, B, C, D) &= \sum(1, 3, 4, 5, 6)
 \end{aligned}$$

2018/10/23


By Bao Qilian

48




## 7 Demultiplexer(多路分配器)

### 1-to-4 Demux




- Demux = demultiplexer = data distributor
- A demux basically reverses the multiplexing function.
- It takes data from one line and distributes them to a given number of output lines.



2009-10-27

By Bao Qilian

50




2018/10/23

By Bao Qilian

51

## 4-16 Demultiplexer: Decoder used as demux



2018/10/23

B

## 8 Parity Generators/checkers

- To determine if a given code has *even parity* or *odd parity*.
- Basic Principle:
  - Parity bit:  
The sum of an *even number* of 1s is always **0**, and the sum of *odd number* of 1s is always **1**.

2018/10/23

By Bao Qilian

53

## Even/Odd Parity


- The basic idea is to attach a control bit (PARITY BIT) to a group of information bits to make the total number of 1 bits even (EVEN PARITY) or odd (ODD PARITY).
- Parity checking can detect **single bit errors**.
- Example:  
Information bits = 11010100 -> Even parity bit = **0**  
-> Bits transmitted = 110101000  
Single bit error occurs  
Bits received = 100101000 -> Fail  
Double bit error occurs  
Bits received = 000101000 -> Pass

2018/10/23

By Bao Qilian


54

## Sum of 2-bit by XOR



By Bao Qilian

## Parity checker




2018/10/23

By Bao Qilian

56


## 9-Bit Odd/Even Parity Generators/Checkers

### 74LS280



2018/10/23

## Nine-bit parity checker



2018/10/23

By Bao Qilian

58

## Function Table

Number of Inputs A Thru I That Are HIGH	Outputs	
	$\Sigma$ Even	$\Sigma$ Odd
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

2018/10/23

By Bao Qilian

59



## Generator / Checker

- **Parity Checker:** the number of inputs should always be even/odd, when the output is different (odd/even), an error occurs.
- **Parity Generator:**
  - For even parity generator, take **odd** output as the parity bit;
  - For odd parity generator, take **even** output as the parity bit.

2018/10/23

By Bao Qilian

60



## summary

- MSI combinational logic circuits
  - Adders(加法器)
  - Comparator (比较器)
  - Decoders (译码器)
  - Encoders (编码器)
  - Code converters (码转换器)
  - Multiplexer (data selectors) (数据选择器)
  - De-multiplexers (多路复用器)
  - Parity generators/checkers (奇偶校验器)
- Analyze and design of combinational logic circuits

2018/10/23 By Bao Qilian 63

## Chapter 6 Functions of Combinational Logic

### Problems :

22, 24 27(c,d), 28,30,

64 By Bao Qilian

## 补充题

[题 3.7] 某医院有一、二、三、四号病室 4 间,每室设有呼叫按钮,同时在护士值班室内对应地装有一号、二号、三号、四号 4 个指示灯。

现要求当一号病室的按钮按下时,无论其他病室的按钮是否按下,只有一号灯亮。当一号病室的按钮没有按下而二号病室的按钮按下时,无论三、四号病室的按钮是否按下,只有二号灯亮。当一、二号病室的按钮都未按下而三号病室的按钮按下时,无论四号病室的按钮是否按下,只有三号灯亮。只有在二、三、四号病室的按钮均未按下而按下四号病室的按钮时,四号灯才亮。试用优先编码器 74LS148 和门电路设计满足上述控制要求的逻辑电路,给出控制四个指示灯状态的高、低电平信号。

[题 3.12] 用 3 线-8 线译码器 74LS138 和门电路设计 1 位二进制全减器电路。输入为被减数、减数和来自低位的借位;输出为两数之差和向高位的借位信号。

By Bao Qilian