

电子技术

Introduction to Electronics

By Bao Qilian

鲍其莲

2018/10/11

1

电子技术

Chapter6 MSI Combinational Logic Circuits

- Adders
- Comparator
- Decoders
- Encoders
- Code converters
- Multiplexer (data selectors)
- De-multiplexers
- Parity generators/checkers

2018/10/11

By Bao Qilian

2

电子技术

6.1 MSI Combinational Logic Circuits

- Adders
- Comparator
- Decoders
- Encoders
- Code converters
- Multiplexer (data selectors)
- De-multiplexers
- Parity generators/checkers

2018/10/11

By Bao Qilian

3

电子技术

1 Adders

- Half-Adder
- Full-Adder
- Parallel Binary Adder

2018/10/11

By Bao Qilian

4

电子技术

Half-Adder (I)

Logic symbol

2018/10/11

By Bao Qilian

5

电子技术

Half-Adder (II)

0 + 0 = 0

0 + 1 = 1

1 + 0 = 1

1 + 1 = 10

→

| A | B | C _{out} | Σ |
|---|---|------------------|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

↓

$C_{out} = AB$

$\Sigma = A \oplus B$


2018/10/11

By Bao Qilian

6

Half-Adder (III)

Logic diagram




201

By Bao Qilian

7

Full-Adder (I)



2018/10/11

By Bao Qilian

8

Full-Adder(II)

$$C_{out} = AB + (A \oplus B)C_{in}$$

$$\Sigma = (A \oplus B) \oplus C_{in}$$


$$\begin{aligned} \Sigma &= \overline{A}B\overline{C}_{in} + \overline{A}B C_{in} + A\overline{B}\overline{C}_{in} + A\overline{B} C_{in} \\ &= (\overline{A}B + \overline{A}B)C_{in} + (A\overline{B} + A\overline{B})\overline{C}_{in} \\ &= (A \oplus B)C_{in} + A\overline{B}\overline{C}_{in} \\ &= A \oplus B \oplus C_{in} \\ C_{out} &= \overline{A}B\overline{C}_{in} + \overline{A}B C_{in} + A\overline{B} C_{in} + ABC_{in} \\ &= (\overline{A}B + \overline{A}B)C_{in} + AB \\ &= (A \oplus B)C_{in} + AB \end{aligned}$$

| A | B | C _{in} | C _{out} | Σ |
|---|---|-----------------|------------------|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

By Bao Qilian

9

Logic Diagram




2018/10/11

By Bao Qilian

10

Full-adder implemented with two half-adders.



2018/10/11

By Bao Qilian

11

Parallel Binary Adders

- Two or more full-adders are connected to form parallel binary adders.
- A single full-adders is capable of adding two 1-bit binary numbers and an input carry. To add binary numbers with more than one bit, additional full-adders must be used.

2018/10/11

By Bao Qilian

12

Addition of Two-bit Binary

Number

$$\begin{array}{r} 10 \\ 11 \\ +01 \\ \hline 100 \end{array}$$

Carry bit from right column


Carry bit to the next column

2018/10/11


By Bao Qilian

13

2-bit parallel adder using two full-adders



4-bit ripple adder using four full-adders




Block diagram

2018/10/11

By Bao Qilian

15

Logic symbol



Adder Expansion


- 8-bit adder
- 16-bit adder

2018/10/11

By Bao Qilian


17

8-bit adder



By Bao Qilian

16-bit adder



2018/10/11

By Bao Qilian

19

Carry look-ahead addition

- The **carry look-ahead adder** anticipates the output carry based on the input bits, and produces the output carry by either **carry generation** or **carry propagation**.

2018/10/11

By Bao Qilian

20

Two cases:

1. $AB=1$, $C_{in}=0,1 \Rightarrow C_{out}=1$
2. $A \oplus B=1$, $C_{in}=1 \Rightarrow C_{out}=1$

$$(CO)_i = A_i B_i + (A_i \oplus B_i)(CI)_i$$

Let $A_i B_i = G_i$ (carry generation)

$A_i \oplus B_i = P_i$ (carry propagation)

$$(CO)_i = G_i + P_i(CI)_i$$

$$= G_i + P_i(G_{i-1} + P_{i-1}(CI)_{i-1})$$

$$S_i = A_i \bar{B}_i (\bar{CI})_i + \bar{A}_i B_i (\bar{CI})_i + \bar{A}_i \bar{B}_i (CI)_i + A_i B_i (CI)_i$$

$$= A_i \oplus B_i \oplus (CI)_i$$

2018/10/11

By Bao Qilian

21

For nth bit:

$$\Sigma_n = f(A_n, B_n, C_{n-1}) = A_n \oplus B_n \oplus C_{n-1} = P_n \oplus C_{n-1}$$

$$C_n = g(A_n, B_n, C_{n-1}) = A_n B_n + (A_n \oplus B_n) C_{n-1} = G_n + P_n C_{n-1}$$

2018/10/11

By Bao Qilian

22

Four-Bit Carry Look-ahead Adders

$$\begin{cases} C_1 = G_1 + P_1 C_0 = G_1 \\ C_2 = G_2 + P_2 C_1 = G_2 + P_2 G_1 \\ C_3 = G_3 + P_3 C_2 = G_3 + P_3 G_2 + P_3 P_2 G_1 \\ C_4 = G_4 + P_4 C_3 = G_4 + P_4 G_3 + P_4 P_3 G_2 + P_4 P_3 P_2 G_1 \end{cases}$$


$$\begin{cases} \Sigma_1 = P_1 \oplus C_0 \\ \Sigma_2 = P_2 \oplus C_1 \\ \Sigma_3 = P_3 \oplus C_2 \\ \Sigma_4 = P_4 \oplus C_3 \end{cases}$$

2018/10/11

By Bao Qilian

23







Adder module producing G and P



2018/10/11

By Bao Qilian

24



Basic comparator

XOR gate

A

B

X

basic comparator for 1-bit number

| Inputs | | Output |
|--------|---|--------|
| A | B | X |
| 0 | 0 | 0 |
| 1 | 1 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |

equal

Not equal

2018/10/11

By Bao Qilian

31

Two 2-bit Comparator

LSBs

A_0

B_0

G_1

1 indicates equality

MSBs

A_1

B_1

G_2

$A = B$

2018/10/11

By Bao Qilian

32

Two 2-bit Comparator

| Inputs | | Output |
|--------|---|--------|
| A | B | X |
| 0 | 0 | 0 |
| 1 | 1 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |

$A = B$

$A < B$

$A > B$

2018/10/11

By Bao Qilian

33

4-bit Comparator

| input | output |
|---------|--------|
| $A > B$ | 1 0 0 |
| $A = B$ | 0 1 0 |
| $A < B$ | 0 0 1 |

COMP

0

3

$A > B$

$A = B$

$A < B$

2018/10/11

By Bao Qilian

$A_3 A_2 A_1 A_0$

$B_3 B_2 B_1 B_0$

Begin from MSB

If $A_3 > B_3$ then $A > B$,

If $A_3 < B_3$ then $A < B$,

If $A_3 = B_3$ compare the lower bits

$A_i > B_i$: $A_i = 1, B_i = 0; A_i \cdot \overline{B_i} = 1$

$A_i < B_i$: $A_i = 0, B_i = 1; \overline{A_i} \cdot B_i = 1$

$A_i = B_i$: $\overline{A_i \oplus B_i} = 1$







2018/10/11

By Bao Qilian

35

| A_3, B_3 | A_2, B_2 | A_1, B_1 | A_0, B_0 | $A > B$ | $A < B$ | $A = B$ |
|-------------|-------------|-------------|-------------|---------|---------|---------|
| $A_3 > B_3$ | x | x | x | 1 | 0 | 0 |
| $A_3 < B_3$ | x | x | x | 0 | 1 | 0 |
| $A_3 = B_3$ | $A_2 > B_2$ | x | x | 1 | 0 | 0 |
| $A_3 = B_3$ | $A_2 < B_2$ | x | x | 0 | 1 | 0 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 > B_1$ | x | 1 | 0 | 0 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 < B_1$ | x | 0 | 1 | 0 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 = B_1$ | $A_0 > B_0$ | 1 | 0 | 0 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 = B_1$ | $A_0 < B_0$ | 0 | 1 | 0 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 = B_1$ | $A_0 = B_0$ | 0 | 0 | 1 |

By Bao Qilian



电子技术




2018/10/11

By Bao Qilian

43

电子技术




Problems chapter 5:
2, 6(d), 12(c),
24(e), 26(g), 29.

44

By Bao Qilian

电子技术



Chapter 6 Functions of Combinational Logic


Problems :

2, 8, 14, 16(b), 21,
22,

45

By Bao Qilian

电子技术



补充题

【题 3.12】 用 3 线 - 8 线译码器 74LS138 和 门电路设计 1 位二进制全减器电路。输入为被减数、减数和来自低位的借位;输出为两数之差和向高位的借位信号。

By Bao Qilian