




# Chapter 3 Logic Gates

- Objectives:
  - Basic gates: NOT, AND, OR
  - Extend gates: NAND, NOR, Exclusive-OR, Exclusive-NOR
  - Symbols
- Reading assignment
  - Chapter3 p98-p138

## 3.1 Gate

- Gate (门电路): A simple electronic circuit (a system) that realizes a logical operation.
    - The direction of information flow is from the input terminals to the output terminal.
    - The number of input and output terminals is finite and they carry binary-valued signals.
- The transformation of input signals to output signals can be modeled as a logical



## The Inverter Gate

The inverter (NOT: 非门) performs the operation called inversion or complementation. The inverter changes one logic level to the opposite level. In terms of bits, it changes a 1 to 0, and a 0 to 1.

### The INVERTER (NOT) Gate


Symbol

Logic expression  $X = \overline{A}$

Truth table

Input A	Output X
0	1
1	0

### •IO-Waveform



2018/9/13

By Bao Qilian

7

### The AND Gate (与门)

#### •Symbol



#### •Logic expression

$$X = AB$$

#### •Truth table


Inputs		Output
A	B	X
0	0	0
0	1	0
1	0	0
1	1	1

2018/9/13

By Bao Qilian

8

### •IO-Waveform




2018/9/13

By Bao Qilian

9

### The OR Gate (或门)

#### •Symbol



#### •Logic expression

$$X = A + B$$

#### •Truth table


Inputs		Output
A	B	X
0	0	0
0	1	1
1	0	1
1	1	1

2018/9/13

By Bao Qilian

10

### •IO-Waveform




2018/9/13

By Bao Qilian

11

### The NAND Gate (与非门)

#### •Symbol



#### •Logic expression

$$X = \overline{AB}$$

#### •Truth table


Inputs		Output
A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

2018/9/13

By Bao Qilian

12

### •IO-Waveform




2018/9/13

By Bao Qilian

13

### The NOR Gate (或非门)

#### •Symbol



#### •Logic expression

$$X = \overline{A + B}$$

Negative-AND gate


#### •Truth table

Inputs		Output
A	B	X
0	0	1
0	1	0
1	0	0
1	1	0

By Bao Qilian

14

### •IO-Waveform




2018/9/13

By Bao Qilian

15

### The Exclusive-OR(XOR) Gate (异或门)

#### •Symbol



#### •Logic expression

$$X = A \oplus B = \overline{A}B + A\overline{B}$$


#### •Truth table

Inputs		Output
A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

By Bao Qilian

16

### •IO-Waveform




2018/9/13

By Bao Qilian

17

### The Exclusive-NOR(XNOR) Gate (同或门)

#### •Symbol



#### •Logic expression

$$X = \overline{A \oplus B} = AB + \overline{A}\overline{B}$$


#### •Truth table

Inputs		Output
A	B	X
0	0	1
0	1	0
1	0	0
1	1	1

By Bao Qilian

18

### 10-Waveform




2018/9/13

By Bao Qilian

19

**Example1:** Determine the output waveform for the XOR gate and for the XNOR gate, given the input waveforms of A and B as follows:




20

By Bao Qilian









**Example2:** The XOR gate used to add two bits.

Input bits		Output(sum)
A	B	$\Sigma$
0	0	0
0	1	1
1	0	1
1	1	0 (without 1 carry)



21

By Bao Qilian

 $X \rightarrow Z$ <table><tr><th>X</th><th>Z</th></tr><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table> <p>a. Buffer</p>	X	Z	0	0	1	1	 $X \rightarrow Z$ <table><tr><th>X</th><th>Z</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table> <p>b. Inverter</p>	X	Z	0	1	1	0	 $X Y \rightarrow Z$ <table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table> <p>c. AND Gate</p>	X	Y	Z	0	0	0	0	1	0	1	0	0	1	1	1	 $X Y \rightarrow Z$ <table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table> <p>d. OR Gate</p>	X	Y	Z	0	0	0	0	1	1	1	0	1	1	1	1																		
X	Z																																																														
0	0																																																														
1	1																																																														
X	Z																																																														
0	1																																																														
1	0																																																														
X	Y	Z																																																													
0	0	0																																																													
0	1	0																																																													
1	0	0																																																													
1	1	1																																																													
X	Y	Z																																																													
0	0	0																																																													
0	1	1																																																													
1	0	1																																																													
1	1	1																																																													
 $X Y \rightarrow Z$ <table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> <p>e. NAND Gate</p>	X	Y	Z	0	0	1	0	1	1	1	0	1	1	1	0	 $X Y \rightarrow Z$ <table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> <p>f. NOR Gate</p>	X	Y	Z	0	0	1	0	1	0	1	0	0	1	1	0	 $X Y \rightarrow Z$ <table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> <p>g. Exclusive OR Gate</p>	X	Y	Z	0	0	0	0	1	1	1	0	1	1	1	0	 $X Y \rightarrow Z$ <table><tr><th>X</th><th>Y</th><th>Z</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table> <p>e. Equivalence Gate</p>	X	Y	Z	0	0	1	0	1	0	1	0	0	1	1	1
X	Y	Z																																																													
0	0	1																																																													
0	1	1																																																													
1	0	1																																																													
1	1	0																																																													
X	Y	Z																																																													
0	0	1																																																													
0	1	0																																																													
1	0	0																																																													
1	1	0																																																													
X	Y	Z																																																													
0	0	0																																																													
0	1	1																																																													
1	0	1																																																													
1	1	0																																																													
X	Y	Z																																																													
0	0	1																																																													
0	1	0																																																													
1	0	0																																																													
1	1	1																																																													

2018/9/13

By Bao Qilian

22

## 3.2 Gate Implementations


This section presents a very simple structural model of gates based on an idealized device called a **Logic Switch**.

- Definition:** A **Logic Switch** is a three-terminal device that is used to control the connection of two points in a circuit.

2018/9/13

By Bao Qilian

23




2018/9/13

By Bao Qilian

24

## Logic Switch



2018/9/13

By Bao Qilian

25

## Switch States:

- Closed: Switch conducts between its data terminals.
- Open: No conduction between the data terminals.
- When  $C=0$ , the switch is in its normal state.
- When  $C=1$ , the switch is in its active or on state.
- When  $C=1$ , the arm is pulled towards the  $C$  input.

2018/9/13

By Bao Qilian

26

## Ideal Switch Assumption:


- 0 resistance when closed,  $\infty$  resistance when open.
  - 0 delay switching between open and closed.
- Real electronic switches are implemented with transistors, and they fail to meet the ideal switch assumptions in that:
- Resistance in open state is high, but not infinite.
  - Resistance in closed state is low, but not zero.
  - Time required to change states is greater than zero.

2018/9/13

By Bao Qilian

27

**Example:** The following switch network conducts between its two terminals just in case both the signals  $X$  and  $Y$  are 1.




2018/9/13

By Bao Qilian


28

## General Model

### Passive pullup




### Active pullup




By Bao Qilian

## Inverters



Passive Pullup




Active Pullup

2018/9/13

By Bao Qilian

30

## Inverters (Passive pullup)




2018/9/13

By Bao Qilian

31

## Inverters (Active pullup)




2018/9/13

By Bao Qilian

32

## NAND Gates




2018/9/13

By Bao Qilian

33

## NOR Gates



2018/9/13

By Bao Qilian

34

## 3.3 Integrated Circuit Technology

### Objectives

- Basic characteristics
- TTL gate
  - Inverter
  - NAND
- CMOS gate
  - Inverter
  - NAND

Reading Assignment  
P790-820

2018/9/13

By Bao Qilian

35

## Integrated Circuit technologies

### IC technologies:


1. bipolar (TTL, LTTL, STTL, LSTTL, ECL ...)
2. MOS (PMOS, NMOS, CMOS, BiCMOS ...)

Main IC logic families: TTL, ECL, CMOS

2018/9/13

By Bao Qilian



36




- ## CMOS series
- The basic CMOS series for the 5 V category and their designations are as follows:
    - 74HC and 74HCT: High-speed CMOS
    - 74AC and 74ACT: Advanced CMOS
    - 74AHC and 74AHCT: Advanced High-speed CMOS
  - The basic CMOS series for the 3 V category and their designations are as follows:
    - 74LV: Low-voltage CMOS
    - 74LVC: Low-voltage CMOS
    - 74ALVC: Advanced Low-voltage CMOS
  - In addition to the "pure" CMOS, there is a series that combines both CMOS and TTL called BiCMOS. The basic BiCMOS series and their designations are as follows:
    - 74BCT: BiCMOS
    - 74ABT: Advanced BiCMOS
    - 74LVT: Low-voltage BiCMOS
    - 74ALB: Advanced Low-voltage BiCMOS
- 2018/9/13 By Bao Qilian 38

- ## TTL series
- The basic TTL series and their designations are as follows:
    - 74: standard TTL
    - 74S: Schottky TTL
    - 74AS: Advanced Schottky TTL
    - 74LS: Low-power Schottky TTL
    - 74ALS: Advanced Low-power Schottky TTL
    - 74F: Fast TTL
- 2018/9/13 By Bao Qilian 39

- ## 1 Basic characteristics
- DC Supply Voltage
  - Input and Output Logic level
  - Noise Immunity
  - Noise Margins
- 2018/9/13 By Bao Qilian 40



CMOS:5V




2018/9/13

By Bao Qilian

43


CMOS:3.3V



By Bao Qilian

Noise Immunity

**Noise Immunity:** ability to tolerate a certain amount of unwanted voltage noise on its inputs without changing its output state.



2018/9/13

By Bao Qilian


45

2018/9/13

By Bao Qilian

46

Noise Margins(噪声容限)




$$V_{NH} = V_{OH(min)} - V_{IH(min)}$$
$$V_{NL} = V_{OL(max)} - V_{IL(max)}$$

2018/9/13

By Bao Qilian

47

Example



2018/9/13



# Exercise

Assuming:

- a)  $V_{IH(min)}=2.0V$ ,  $V_{IL(max)}=0.8V$ ,  $V_{OH(min)}=2.4V$ ,  $V_{OL(max)}=0.4V$   $\Rightarrow$  3.3V CMOS TTL
- b)  $V_{IH(min)}=3.5V$ ,  $V_{IL(max)}=1.5V$ ,  $V_{OH(min)}=4.4V$ ,  $V_{OL(max)}=0.33V$   $\Rightarrow$  5V CMOS


Determine the HIGH-level and LOW-level noise margins.

2018/9/13

By Bao Qilian

49


# 2 CMOS circuits



2018/9

By Bao Qilian


50



2018/9/13

By Bao Qilian


51



2018/9/13

By Bao Qilian


52



2018/9/13

By Bao Qilian

53




2018/9/13

By Bao Qilian


54

## CMOS Inverter




2018/9/

55



20


56




2018/

57

## CMOS NAND Gate



## CMOS NOR Gate



## Summary

- Basic gates: NOT, AND, OR
- Extend gates: NAND, NOR, Exclusive-OR, Exclusive-NOR
- Symbols
- Implement of gates
- IC classification by technologies
- TTL , CMOS

2018/9/13

By Bao Qilian

60

## Chapter 3 Logic Gates



### Homework 3

PAGE 161-4

Problems:

2, 7, 9, 17, 20, 24

61

By Bao Qilian