NEANDER

COMPUTADOR TEÓRICO

Sistemas Digitais - Etapa 04

Alunos: Gabriel Tadioto, Isadora Coelho e Leonardo Calsavara.

ULA (UNIDADE DE LÓGICA E ARITMÉTICA)

Componentes:

- Registrador com carga de 8 bits (AC);
- Registrador com carga de 2 bits (FLAGS);
- Multiplexador 2x8 bits;
- ULA(ALU) Multiplexador 5x8 bits.

Registrador AC: Armazena a memória vinda da ULA, que futuramente será transformada em x, uma entrada da ULA, e enviado para o multiplexador especial.

Registrador FLAGS: Reset = "01", em resumo, servem para registrar o sinal da informação vinda da ULA.

ULA (ALU): Realiza todas as operações possíveis, sendo elas selecionadas a partir do dado vindo de Ula_op que é o seletor de seu multiplexador.

Multiplexador 2x8:

MEMÓRIA

Componentes:

- Multiplexador 2x8;
- REM (Registrador com carga de 8 bits);
- Memória 256x8;
- RDM (Registrador com carga de 8 bits).

UNIDADE DE CONTROLE

Componentes

- Program Counter PC (RIP)
- Contador de 0 a 7;
- Registrador (RI)
- Decodificador 8x11:
- Control Unit (UC):

- o Aciona os sinais de controle no tempo correto, sendo elas:
 - ➤ NOP;
 - ➤ STA;
 - ➤ LDA;
 - ➤ ADD;
 - ➤ AND;
 - ➤ OR;
 - ➤ NOT;
 - ➤ JMP;
 - ➤ JN;
 - ➤ JZ:
 - ➤ HLT.

Como apenas os passos realizados por cada operação foram fornecidos e não suas simplificações, foi necessário montar suas tabelas verdades para obter uma simplificação:

NOP:

q2	q1	q0	barinc	barpc	ulaop2	ulaop 1	ulaop 0	pc_rw	ac_r w	mem_rw	rem_rw	rdm_rw	ri_rw
0	0	0	1	1	0	0	0	0	0	0	1	0	0
0	0	1	1	1	0	0	0	1	0	0	0	1	0
0	1	0	1	1	0	0	0	0	0	0	0	0	1
0	1	1	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0

```
\begin{aligned} \text{barinc} &= (\text{not } \text{q2} \cdot \text{not } \text{q(1)} + \text{not } \text{q(2)} \cdot \text{not } \text{q(0)}; \\ \text{barpc} &= \text{not}(\text{q(2)} \cdot \text{not } \text{q(1)} + \text{not } \text{q(2)} \cdot \text{not } \text{q(0)}; \\ \text{ulaop} &= "000"; \\ \text{pc\_rw} &= \text{not } \text{q(2)} \cdot \text{not } \text{q(1)} \cdot \text{q(0)}; \\ \text{ac\_rw} &= \text{q(2)} \cdot \text{q(1)} \cdot \text{q(0)}; \\ \text{mem\_rw} &= \text{'0'}; \\ \text{rem\_rw} &= \text{not } \text{q(2)} \cdot \text{not } \text{q(1)} \cdot \text{not } \text{q(0)}; \\ \text{ri} \quad \text{rw} &= \text{not } \text{q(2)} \cdot \text{q(1)} \text{ and } \cdot \text{q(0)}; \end{aligned}
```

ADD:

b2	b1	b0	barinc	barp c	ulaop2	ulaop 1	ulaop 0	pc_r w	ac_r w	mem_ rw	rem_r w	rdm_r w	ri_rw
0	0	0	1	1	0	0	1	0	0	0	1	0	0
0	0	1	1	1	0	0	1	1	0	0	0	1	0
0	1	0	1	1	0	0	1	0	0	0	0	0	1
0	1	1	1	0	0	0	1	0	0	0	1	0	0
1	0	0	1	0	0	0	1	1	0	0	0	1	0
1	0	1	1	0	0	0	1	0	0	0	1	0	0
1	1	0	1	0	0	0	1	0	0	1	0	1	0
1	1	1	1	0	0	0	1	0	0	0	0	0	0

```
\begin{array}{l} barinc = \text{`1;} \\ barpc = not \ q(2) + not \ q(0) + q(1); \\ ulaop = \text{"001";} \\ pc\_rw = & (not \ q(2) \ . \ not \ q(1) \ . \ q(0)) + (q(2) \ . \ not \ q(1) \ . \ not \ q(0)); \\ ac\_rw = & q(2) \ . \ q(1) \ . \ q(0); \\ mem\_rw = & \text{`0';} \\ rem\_rw = & (not \ q(2) \ . \ not \ q(1) \ . \ not \ q(0)) + (q(2) \ . \ not \ q(1) \ . \ q(0)) + (not \ q(2) \ . \ q(1) \ . \ not \ q(0)); \\ rdm\_rw = & (not \ q(2) \ . \ not \ q(1) \ . \ q(0)) + (q(2) \ . \ not \ q(0)) + (q(2) \ . \ q(1) \ . \ not \ q(0)); \\ ri\_rw = & not \ q(2) \ . \ q(1) \ . \ not \ q(0); \end{array}
```

AND E OR

Esses dois componentes possuem as mesmas simplificações da ADD, mudando somente a ulaop

NOT:

b2	b1	b0	barinc	barpc	ulaop 2	ulao p 1	ulaop 0	pc_rw	ac_rw	mem_ rw	rem_ rw	rdm_r w	ri_rw
0	0	0	1	1	1	0	0	0	0	0	1	0	0
0	0	1	1	1	1	0	0	1	0	0	0	1	0
0	1	0	1	1	1	0	0	0	0	0	0	0	1
0	1	1	0	1	1	0	0	0	0	0	0	0	0
1	0	0	1	1	1	0	0	0	0	0	0	0	0

1	0	1	1	1	1	0	0	0	0	0	0	0	0
1	1	0	1	1	1	0	0	0	0	0	0	0	0
1	1	1	1	1	1	0	0	0	0	0	0	0	0

```
barinc = 1;
barpc =1;
ulaop = "100";
pc_rw = not q(2) . not q(1) . q(0);
ac_rw = q(2) . q(1) . q(0);
mem_rw = '0';
rem_rw = not q(2) . not q(1) . not q(0);
rdm_rw = not q(2) . q(1) . not q(0);
```

STA

b2	b1	b0	barin c	barp c	ulaop 2	ulao p 1	ulaop 0	pc_r w	ac_r w	mem_ rw	rem_r w	rdm_rw	ri_rw
0	0	0	1	1	0	0	0	0	0	0	1	0	0
0	0	1	1	1	0	0	0	1	0	0	0	1	0
0	1	0	1	1	0	0	0	0	0	0	0	0	1
0	1	1	1	1	0	0	0	0	0	0	1	0	0
1	0	0	1	1	0	0	0	1	0	0	0	1	0
1	0	1	1	0	0	0	0	0	0	0	1	0	0
1	1	0	1	0	0	0	0	0	0	1	1	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0

```
barinc = '1';

barpc = not q(2) + q(1) + not q(0);

ulaop = "000";

pc_rw = not q(1) . (q(2) xor q(0));

ac_rw = '0';

mem_rw = q(2) and q(1) and not q(0);

rem_rw = (not(q(1)) . (q(2) xnor q(0))) + (not(q(2)) . q(1) . q(0));

rdm_rw = not q(1) . (q(2) xor q(0));

ri_rw = not q(2) . q(1) . not q(0);
```

JMP

b2	b1	b0	barinc	barpc	ulaop2	ulao p 1	ulaop 0	pc_r w	ac_r w	mem_r w	rem_rw	rdm_ rw	ri_rw
0	0	0	1	1	0	0	0	0	0	0	1	0	0
0	0	1	1	1	0	0	0	1	0	0	0	1	0
0	1	0	1	1	0	0	0	0	0	0	0	0	1
0	1	1	1	1	0	0	0	0	0	0	1	0	0
1	0	0	1	1	0	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	1	0	0	0	0	0
1	1	0	1	1	0	0	0	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0

```
\begin{aligned} \text{barinc} &= \text{ not } q(2) + q(1) + \text{ not } q(0); \\ \text{barpc} &= \text{ not } q(2) + q(1) + \text{ not } q(0); \\ \text{ulaop} &= "000"; \\ \text{pc\_rw} &= \text{ not } q(1) \cdot q(0); \\ \text{ac\_rw} &= '0'; \\ \text{mem\_rw} &= '0'; \\ \text{rem\_rw} &= (\text{not } q(1) \cdot (q(2) \times \text{nor } q(0))) + (\text{not } q(2) \cdot q(1) \cdot q(0)); \\ \text{rdm\_rw} &= \text{ not } q(1) \cdot (q(2) \times \text{or } q(0)); \\ \text{ri\_rw} &= \text{ not } q(2) \cdot q(1) \cdot \text{ not } q(0); \end{aligned}
```

JMP FALSO

b2	b1	b0	barin c	barp c	ulao p2	ulao p 1	ulao p0	pc_r w	ac_r w	mem _rw	rem_ rw	rdm_ rw	ri_r w
0	0	0	1	1	0	0	0	0	0	0	1	0	0
0	0	1	1	1	0	0	0	1	0	0	0	1	0
0	1	0	1	1	0	0	0	0	0	0	0	0	1
0	1	1	1	1	0	0	0	1	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0	0	0	0	0
1	1	0	1	1	0	0	0	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0	0	0

barinc = 1;

```
barpc = 1;
ulaop = "000";
pc_rw = not q(2) . q(0);
ac_rw = '0';
mem_rw = '0';
rem_rw = not q(2) . not q(1) . not q(0);
rdm_rw = not q(2) . not q(1) . q(0);
ri_rw = not q(2) . q(1) . not q(0);
```

HLT

Não executa nenhum passo, portanto todos os seus bits recebem 0.

LDA

b2	b1	b0	barinc	barpc	ulaop2	ulao p 1	ulaop 0	pc_r w	ac_r w	mem_r w	rem_rw	rdm_ rw	ri_rw
0	0	0	1	1	0	0	0	0	0	0	1	0	0
0	0	1	1	1	0	0	0	1	0	0	0	1	0
0	1	0	1	1	0	0	0	0	0	0	0	0	1
0	1	1	1	1	0	0	0	0	0	0	1	0	0
1	0	0	1	1	0	0	0	1	0	0	0	1	0
1	0	1	1	0	0	0	0	0	0	0	1	0	0
1	1	0	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	1	0	0	0	0	1	0	0	0	0

```
\begin{aligned} \text{barinc} &= \text{'1';} \\ \text{barpc} &= \text{not } q(2) + q(1) + \text{not } q(0); \\ \text{ulaop} &= \text{"000";} \\ \text{pc\_rw} &= \text{not } q(1) \cdot (q(2) \cdot q(0)); \\ \text{ac\_rw} &= q(2) \cdot q(1) \cdot q(0); \\ \text{mem\_rw} &= \text{'0';} \\ \text{rem\_rw} &= (\text{not } q(1) \cdot (q(2) \times \text{nor } q(0))) + (\text{not } q(2) \cdot q(1) \cdot q(0)); \\ \text{rdm\_rw} &= (q(2) \text{ and } \cdot q(0)) + (\text{not } q(2) \cdot \text{not } q(1) \cdot q(0)); \\ \text{ri\_rw} &= \text{not } q(2) \cdot q(1) \cdot \text{not } q(0); \end{aligned}
```

OBS: Para a realização do jn e jz (jmp falso) foi realizado algumas linhas de código que simulam um multiplexador nos seguintes barramentos de controle: barinc, pc_rw, rem_rw e rdm_rw. Logo, quando o seletor é '1', o jmp é verdadeiro, caso contrário, o falso.

O seletor é referente a saída da flag NZ.