Isai Mercado Oliveros

Lab 8

Nov 11, 2014

MOD4 Verilog code (5)

```
3
   module MOD4(inc,rst,clk,curS);
 4
       input inc, rst, clk;
 5
 6
       output[1:0] curS;
 7
       wire[1:0] nxtS;
 8
       // next state logic
 9
       //assign nxtS = (curS == 2'd3)? 0 : curS + 2'd1;
10
11
       assign nxtS = (inc == 1'd1)? curS + 2'd1 : curS;
12
       FF flip1(curS[1],clk,rst,nxtS[1]);
13
14
       FF flip0(curS[0],clk,rst,nxtS[0]);
15
16
   endmodule
17
18
19
20
21 module FF(q, clk, clr, d);
       input clk, clr, d;
22
23
       output reg q;
24
25
       always @(posedge clk)
26
            if (clr) q <= 0;
27
            else q <= d;
28 endmodule
```

MOD4 TCL file (4)

```
#add all signals to the waveform viewer
wave add / -radix hex
#q, clk, d, clr,din,write

#define how the data input signals will behave when you run the simulation
#the command "isim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal)

#will have a value of 0000 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns
isim force add clk 0 -time 0 -value 1 -time 10ns -repeat 20ns
isim force add rst 1 -time 0 -value 0 -time 15ns
isim force add inc 0 -time 0 -value 1 -time 25ns -value 0 -time 35ns -repeat 40ns
#Nothing will change in the waveform viewer until you run the simulation for some period of time.
run 320ns
```

MOD4 simulation waveform (4)

Programmable timer Verilog code (for testing timer) (5)

```
4 module prog_timer (clk, reset, clken, load_number, counter, zero, tp);
     input clk, reset, clken;
5
      input [23:0] load_number;
 6
 7
      output reg [23:0] counter;
      output reg zero, tp;
 8
9
10
     wire cnt0;
11
      assign cnt0 = ~(|counter);
                                                         // is current count = 0?
12
13
     always @(posedge clk or posedge reset)
14
15
       if (reset == 1'b1)
                                                          // on reset
         begin
16
            counter = load number-1;
                                                         // initialize counter with preload
17
            zero = 1'b0;
                                                          // clear ceo output
18
            tp = 1'b0;
19
                                                      // clear tp output
20
         end
                                                         // if count is 0
21
      else if (cnt0 & clken)
22
         begin
            counter = load number-1;
                                                         // initialize counter with preload
23
            zero = 1'b1;
                                                         // set the ceo output
24
25
            tp = ~tp;
                                                      // toggle the tp output
         end
26
27
      else if (clken)
28
         begin
29
              counter = counter - 24'h000001;
                                                            // decrement the counter
                                                         // clear the ceo output
30
            zero = 1'b0;
                                                   // maintain the tp output
31
            tp = tp;
32
          end
33
34 endmodule
```

prog_timer timer (clk_in,1'b0,1'b1,24'd250000, ,zero_out,tp_out); //prog_timer (clk, reset, clken, load_number, counter, zero, tp);
MOD4 mod (zero_out,reset_in,clk_in,curS_out); //MOD4(inc,rst,clk,curS);

Programmable timer UCF file (4)

```
## FX2 connector

NET zero_out LOC = "B4"; # Bank = 0, Pin name = IO_L24N_0, Type = I/o, Sch name = R-IO1

NET tp_out LOC = "A4"; # Bank = 0, Pin name = IO_L24P_0, Type = I/o, Sch name = R-IO2

#NET "PIO<2>" LOC = "C4"; # Bank = 0, Pin name = IO_L25P_0, Type = I/o, Sch name = R-IO3

#NET "PIO<3>" LOC = "C4"; # Bank = 0, Pin name = IO, Type = I/o, Sch name = R-IO4

#NET "PIO<4>" LOC = "B6"; # Bank = 0, Pin name = IO_L20P_0, Type = I/o, Sch name = R-IO5

#NET "PIO<5>" LOC = "D5"; # Bank = 0, Pin name = IO_L23N_0/VREF_0, Type = VREF, Sch name = R-IO6
```

4x7 Segment Controller Verilog code (5)

```
module SEG7dec(num in, numCode out);
11
      input[3:0] num in;
2
      output[6:0] numCode out;
13
4
      assign numCode out = (num in == 4'd0)? 7'b0000001:
:5
6
                          (num in == 4'd1)? 7'b1001111 :
                          (num in == 4'd2)? 7'b0010010 :
:7
                          (num in == 4'd3)? 7'b0000110:
18
                                          7'b1001100 :
                          (num in == 4'd4)?
19
                          (num in == 4'd5)?
30
                                           7'b0100100 :
31
                          (num in == 4'd6)? 7'b0100000 :
                          (num in == 4'd7)? 7'b0001111 :
32
                          (num in == 4'd8)? 7'b00000000 :
13
                          (num in == 4'd9)? 7'b0000100:
34
                          (num in == 4'd10)? 7'b0001000 :
35
                          (num in == 4'd11)? 7'b1100000 :
6
37
                          (num in == 4'd12)? 7'b0110001:
                          (num in == 4'd13)? 7'b1000010:
18
                          (num in == 4'd14)? 7'b0110000 : 0111000;
39
   endmodule
10
1
```

TestBench Verilog code (5)

```
module testBench( dp0_in , dp1_in , dp2_in , dp3_in , clk_in , reset_in , seg_out , an_out , zero_out , tp_out , dp_out);
input dp0_in,dp1_in,dp2_in,dp3_in,clk_in,reset_in;
   output[6:0] seg_out;
output[3:0] an_out;
    output zero_out, tp_out, dp_out;
   wire[1:0] curS_out;
   wire[3:0] mux4bits_out,an_out_wire;
   wire dp_out_wire;
   prog_timer timer (clk_in,1'b0,1'b1,24'd250000, ,zero_out,tp_out); //prog_timer (clk, reset, clken, load_number, counter,
   MOD4 mod (zero_out,reset_in,clk_in,curS_out); //MOD4(inc,rst,clk,curS);
   DEC2to4 dec (curS out, an out wire); //DEC2to4(in,out);
   MUX4to1_1bit smallMux (dp0_in,dp1_in,dp2_in,dp3_in,dp_out_wire,curs_out); //MUX4to1_1bit(input0,input1,input2,input3,out
   assign dp_out = ~dp_out_wire;
    assign an_out = ~an_out_wire;
   {\tt MUX4to1\_dbits\ bigMux\ (\ 4'b0001\ ,\ 4'b1010\ ,\ 4'b1011\ ,\ 4'b1000\ ,mux4bits\_out,curs\_out);\ //MUX4to1\_1bit(input0,input1,input1,input1);}
   SEG7dec seg (mux4bits_out,seg_out); //SEG7dec(num_in, numCode_out);
endmodule
```

TestBench UCF file (4)

```
File Edit Format View Help

# This file is a general .ucf for Nexys2 rev A board
# To use it in a project:
# - remove or comment the lines corresponding to unused pins
# - rename the used signals according to the project

## clock pin for Nexys 2 Board
NET clk_in LoC = "B8"; # Bank = 0, Pin name = IP_L13P_0/GCLK8, Type = GCLK, Sch name = GCLK0

## Switches
NET dp3_in LoC = "G18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW0
NET dp3_in LoC = "H18"; # Bank = 1, Pin name = IP/NREF_1, Type = VREF, Sch name = SW1
NET dp1_in LoC = "K18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW2
NET dp1_in LoC = "K18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = SW3

## Buttons
NET reset_in LoC = "B18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = BTN0

## 7 segment display
NET seg_out[5] LoC = "L18"; # Bank = 1, Pin name = ID_L13P_1, Type = I/0, Sch name = CR
NET seg_out[5] LoC = "G18"; # Bank = 1, Pin name = ID_L13P_1, Type = I/0, Sch name = CR
NET seg_out[4] LoC = "D17"; # Bank = 1, Pin name = ID_L23P_1/HDC, Type = DUAL, Sch name = CC
NET seg_out[3] LoC = "G14"; # Bank = 1, Pin name = ID_L23P_1/HDC, Type = DUAL, Sch name = CR
NET seg_out[2] LoC = "G14"; # Bank = 1, Pin name = ID_L13P_1/3-I/APCK/HACKL4/IRDY1, Type = RHCLK/DUAL, Sch name = CF
NET seg_out[5] LoC = "I14"; # Bank = 1, Pin name = ID_L12P_1, Type = I/0, Sch name = CR
NET seg_out[6] LoC = "I17"; # Bank = 1, Pin name = ID_L14P_1, Type = I/0, Sch name = CR
NET seg_out[6] LoC = "G14"; # Bank = 1, Pin name = ID_L14P_1, Type = I/0, Sch name = CR
NET seg_out[6] LoC = "G14"; # Bank = 1, Pin name = ID_L14P_1, Type = I/0, Sch name = CR
NET seg_out[6] LoC = "G14"; # Bank = 1, Pin name = ID_L14P_1, Type = I/0, Sch name = CR
NET seg_out[6] LoC = "G14"; # Bank = 1, Pin name = ID_L14P_1, Type = I/0, Sch name = CR
NET an_out[6] LoC = "G14"; # Bank = 1, Pin name = ID_L14P_1, Type = I/0, Sch name = AN0
NET an_out[7] LoC = "G14"; # Bank = 1, Pin name = ID_L14P_1, Type = I/0, Sch name = AN0
NET an_out[6] LoC = "G14"; # Bank = 1, Pin name = ID_L14P_1,
```

Anomalies

It hard to debug!!!!