```
Lab #5 - Arithmetic Logic Unit – ALU
```

Isai Eliseo Mercado Oliveros

Oct 8, 2014

Procedure

Full Adder and 4:1 Mux Verilog codes


Full Adder and 4:1 Mux TCL files

File Edit Format View Help |#add all signals to the waveform viewer wave add / -radix hex #define how the data input signals will behave when you run the simulation #the command "isim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal) #will have a value of 0 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns isim force add B 0 -time 0 -value 1 -time 10ns -repeat 20ns isim force add A 0 -time 0 -value 1 -time 20ns -repeat 40ns isim force add Cin 0 -time 0 -value 1 -time 40ns -repeat 80ns #Nothing will change in the waveform viewer until you run the simulation for some period of time. run 80ns


Mux4tol.tcl-Notepad File Edit Format View Help #add all signals to the waveform viewer wave add / -radix hex #define how the data input signals will behave when you run the simulation #the command "isim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal) #will have a value of 0 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns isim force add Sell 0 -time 0 -value 1 -time 10ns -repeat 20ns isim force add Sel2 0 -time 0 -value 1 -time 20ns -repeat 40ns isim force add A 0 -time 0 -value 1 -time 40ns -repeat 80ns isim force add B 0 -time 0 -value 1 -time 80ns -repeat 160ns isim force add C 0 -time 0 -value 1 -time 40ns -repeat 320ns isim force add D 0 -time 0 -value 1 -time 80ns -repeat 640ns #Nothing will change in the waveform viewer until you run the simulation for some period of time. run 640ns

Full Adder and 4:1 Mux simulation waveforms

Adder



Mux



1 bit ALU Verilog code

```
21 module ALU1bit(Result, Cout, A, B, Cin, Sel1, Sel2);
      input A,B,Cin,Sel1,Sel2;
22
      output Result, Cout;
23
24
      wire Sum, Aout, AandB, notA, CarryOut;
25
      CarryControl CC(Sel1,Sel2,CarryOut,Cout); //module CarryControl(Sel1,Sel2,Cin,Cout);
26
      FullAdder FA(A,B,Cin,CarryOut,Sum); //module FullAdder(A,B,Cin,Cout,Sum);
27
      OtherLogic OL(Aout, AandB, notA, A, B); //module OtherLogic(Aout, AandB, notA, A, B);
28
      Mux4to1 FO(Result, Aout, Sum, AandB, notA, Sel1, Sel2); //module Mux4to1 (Out, A, B, C, D, Sel1, Sel2);
29
30
   endmodule
31
```

1 bit ALU TCL file


```
File Edit Format View Help
#add all signals to the waveform viewer
wave add / -radix hex

#define how the data input signals will behave when you run the simulation
#the command "isim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal)

#will have a value of 0 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns
isim force add A 0 -time 0 -value 1 -time 10ns -repeat 20ns
isim force add B 0 -time 0 -value 1 -time 20ns -repeat 40ns
isim force add Cin 0 -time 0 -value 1 -time 40ns -repeat 80ns
isim force add Sel1 0 -time 0 -value 1 -time 80ns -repeat 160ns
isim force add Sel2 0 -time 0 -value 1 -time 160ns -repeat 320ns

#Nothing will change in the waveform viewer until you run the simulation for some period of time.
run 320ns
```

1 bit ALU simulation waveform



4 bit ALU Verilog code

```
21 module ALU4bits(A,B,Cin,Cout,Result,Sel1,Sel2);
22
     input[3:0] A;
     input[3:0] B;
23
     input Cin, Sel1, Sel2;
24
25
     output Cout;
     output[3:0] Result;
26
     wire[2:0] C;
27
     ALU1bit a1(Result[0],C[0],A[0],B[0],Cin,Sel1,Sel2);//module ALU1bit(Result,Cout,A,B,Cin,Sel1,Sel2);
28
29
     ALU1bit a2(Result[1],C[1],A[1],B[1],C[0],Sel1,Sel2);
     ALU1bit a3(Result[2],C[2],A[2],B[2],C[1],Sel1,Sel2);
30
     ALU1bit a4(Result[3],Cout,A[3],B[3],C[2],Sel1,Sel2);
31
32 endmodule
33
```

4 bit ALU TCL file

```
File Edit Format View Help

#add all signals to the waveform viewer

wave add / -radix hex

#define how the data input signals will behave when you run the simulation

#the command "isim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal)

#will have a value of 0 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns

isim force add sell 0 -time 0 -value 1 -time 10ns -repeat 20ns

isim force add Sel2 0 -time 0 -value 1 -time 20ns -repeat 40ns

isim force add cin 0 -time 0 -value 1 -time 40ns -repeat 80ns


isim force add A 0000 -time 0 -value 0001 -time 40ns -value 1000 -time 80ns -value 0111 -time 120ns

isim force add B 0000 -time 0 -value 0001 -time 40ns -value 0100 -time 80ns -value 0010 -time 120ns

#Nothing will change in the waveform viewer until you run the simulation for some period of time.

run 160hs
```

4 bit ALU simulation waveform



4 bit ALU UCF file

Anomalies (bugs, problems, and suggestion)

I did not have problems and the TAs were really helpful.