Isai Mercado

Lab 9

Nov 12, 2014

Programmable timer calculations for 10Hz signal (2)

50MHz/10Hz = 5 million

SR latch Verilog module, simulation, and TCL file (4)

```
module SRlatch (OUTq, OUTqnot, INset, INreset);
output OUTq, OUTqnot;
input INset, INreset;
nor(OUTq, OUTqnot, INreset);
nor(OUTqnot, OUTq, INset);
endmodule
```

```
wave add / -radix hex

#define how the data input signals will behave when you run the simulation

#the command "isim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal)

#will have a value of 0 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns isim force add INset 0 -time 0 -value 1 -time 10ns -repeat 20ns isim force add INreset 0 -time 0 -value 1 -time 20ns -repeat 40ns

#Nothing will change in the waveform viewer until you run the simulation for some period of time.

run 320ns|
```



## MOD6 Verilog module (4)

```
module MOD6(inc,rst,clk,curS);
11
     input inc, rst, clk;
12
     output[2:0] curS;
:3
4
     wire[2:0] nxtS;
15
     // next state logic
:6
:7
     //assign nxtS = (curS == 2'd3)? 0 : curS + 2'd1;
     assign nxtS = (inc != 1'd1)? curS : (curS < 3'd6)? curS + 3'd1 : 3'd0;</pre>
18
19
10
     FF flip0(curS[0],clk,rst,nxtS[0]);
11
     FF flip1(curS[1],clk,rst,nxtS[1]);
12
     FF flip2(curS[2],clk,rst,nxtS[2]);
13
14
s endmodule
16
37
88
module FF(q, clk, clr, d);
0
      input clk, clr, d;
      output reg q;
1
2
      always @(posedge clk)
13
         if (clr) q <= 0;
         else q <= d;
15
6 endmodule
```

#### MOD6 TCL file (2)

```
#add all signals to the waveform viewer
wave add / -radix hex

#define how the data input signals will behave when you run the simulation

#the command "isim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal)

#will have a value of 0 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns
isim force add clk 0 -time 0 -value 1 -time 5ns -repeat 10ns
isim force add rst 1 -time 0 -value 0 -time 40ns
isim force add inc 0 -time 0 -value 1 -time 80ns -repeat 160ns

#Nothing will change in the waveform viewer until you run the simulation for some period of time.
run 320ns
```

### MOD6 simulation waveform (3)



## MOD10 Verilog module (4)

```
module MOD10 (inc, rst, clk, curS);
21
      input inc, rst, clk;
22
23
      output[3:0] curS;
      wire[3:0] nxtS;
24
25
26
      // next state logic
27
      //assign nxtS = (curS == 2'd3)? 0 : curS + 2'd1;
28
      assign nxtS = (inc != 1'd1)? curS : (curS < 4'h9)? curS + 4'd1 : 4'd0;
29
30
      FF flip0(curS[0],clk,rst,nxtS[0]);
31
      FF flip1(curS[1],clk,rst,nxtS[1]);
32
      FF flip2(curS[2],clk,rst,nxtS[2]);
33
34
      FF flip3(curS[3],clk,rst,nxtS[3]);
35
36 endmodule
```

#### MOD10 TCL file (2)

```
#add all signals to the waveform viewer
wave add / -radix hex

#define how the data input signals will behave when you run the simulation

#the command "isim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal)

#will have a value of 0 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns
isim force add clk 0 -time 0 -value 1 -time 5ns -repeat 10ns
isim force add rst 1 -time 0 -value 0 -time 40ns
isim force add inc 0 -time 0 -value 1 -time 50hs -repeat 200ns

#Nothing will change in the waveform viewer until you run the simulation for some period of time.
run 320ns
```

## MOD10 simulation waveform (4)



## Counter block Verilog module (4)

```
21 module counterBlock(INinc,INrst,INclk,OUToneMin,OUTtenSec,OUToneSec,OUToneTenth);
22
      input INinc, INrst, INclk;
23
      output[3:0] OUToneMin,OUTtenSec,OUToneSec,OUToneTenth;
24
25 >
      wire[2:0] modOut;
26
      wire a,b,c;
27
28
29
      MOD10 tenths (INinc, INrst, INclk, OUToneTenth); //MOD10(inc, rst, clk, curS);
30
      assign a = (OUToneTenth == 4'b1001)? 1'b1 : 1'b0;
31
32
33
      MOD10 oneSec (a, INrst, INclk, OUToneSec);
      assign b = (OUToneSec == 4'b1001 && a == 1'b1)? 1'b1 : 1'b0;
34
35
36
37
      MOD6 tenSec (b, INrst, INclk, modOut);
      assign OUTtenSec = {1'b0,modOut};
      assign c = (modOut == 3'b110 && b == 1'b1)? 1'b1 : 1'b0;
39
40
41
      MOD10 oneMin (c, INrst, INclk, OUToneMin);
42
43
44 endmodule
45
```

#### Counter block TCL file (2)

```
File Edit Format View Help

#add all signals to the waveform viewer

wave add / -radix hex

#define how the data input signals will behave when you run the simulation

#the command "isim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal)

#will have a value of 0 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns

isim force add INinc 1 -time 0 #-value 1 -time 5ns -repeat 10ns


isim force add INclk 0 -time 0 -value 0 -time 20ns

isim force add INclk 0 -time 0 -value 1 -time 5ns -repeat 10ns

#Nothing will change in the waveform viewer until you run the simulation for some period of time.

run 10000ns
```

# Counter block simulation waveform (4)



# TestBench Verilog code (4)

```
..
........
20
   module testBenchComplete( clk , seg , an , dp , rst , str , stp );
21
22
      input clk , rst , str , stp;
23
24
25
       output[6:0] seg;
       output[3:0] an;
26
      output dp;
29
      wire[3:0] oneTenth , oneSec , tenSec , oneMin;
30
      wire newClk, q , notq;
31
32
      testBench fsm ( oneMin , tenSec , oneSec , oneTenth , 1'b1 , 1'b0 , 1'b1 , 1'b0 , clk , 0 , seg , an , , , dp ); //
33
34
35
      counterBlock counter ( 1'b1 , rst , newClk , oneMin , tenSec , oneSec , oneTenth ); //counterBlock( INinc , INrst ,
36
37
38
      {\tt SRlatch\ latch\ (\ q\ ,\ notq\ ,\ str\ ,\ stp\ );\ //{\tt SRlatch\ (OUTq,\ OUTqnot,\ INset,\ INreset);}}
41
      \texttt{prog\_timer timer (clk, 0'b0, q, 24'd4999999, , newClk,); // \texttt{prog\_timer (clk, reset, clken, load\_number, courselements)} \\
42
                                            // prog_timer (clk_in,1'b0,1'b1,24'd250000, ,zero_out,tp_out);
43
44
45 endmodule
46
```

### TestBench UCF file (1)

```
File Edit Format View Help

# This file is a general .ucf for Nexys2 rev A board

# To use it in a project:

# - remove or comment the lines corresponding to unused pins

# - remove or comment the lines corresponding to the project

## clock pin for Nexys 2 Board

NET clk LOC = "B8"; # Bank = 0, Pin name = IP_L13P_O/GCLK8, Type = GCLK, Sch name = GCLK0

## switches

NET rst LOC = "H18"; # Bank = 1, Pin name = IP/VREF_1, Type = VREF, Sch name = SW1

## Buttons

NET str LOC = "B18"; # Bank = 1, Pin name = IP/VREF_1, Type = VREF, Sch name = BTN0

NET str LOC = "D18"; # Bank = 1, Pin name = IP/VREF_1, Type = VREF, Sch name = CA

NET seg[6] LOC = "L18"; # Bank = 1, Pin name = IO_L10P_1, Type = I/O, Sch name = CA

NET seg[5] LOC = "F18"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = CC

NET seg[3] LOC = "D16"; # Bank = 1, Pin name = IO_L23P_1/HDC, Type = DUAL, Sch name = CC

NET seg[2] LOC = "G14"; # Bank = 1, Pin name = IO_L23P_1, Type = I/O, Sch name = CC

NET seg[1] LOC = "M17"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = CC

NET seg[1] LOC = "M17"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = CD

NET seg[0] LOC = "M17"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = CD

NET seg[0] LOC = "M17"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = CD

NET an[0] LOC = "G17"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = AN1

NET an[1] LOC = "M17"; # Bank = 1, Pin name = IO_L12P_1, Type = DUAL, Sch name = AN1

NET an[1] LOC = "F15"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = AN1

NET an[2] LOC = "G18"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = AN2

NET an[2] LOC = "G18"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = AN1

NET an[1] LOC = "F15"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = AN1

NET an[2] LOC = "G18"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = AN2

NET an[3] LOC = "F15"; # Bank = 1, Pin name = IO_L12P_1, Type = I/O, Sch name = AN2

NET an[4] LOC = "G18"; # Bank = 1, Pin name = I
```

Anomalies:

Fun lab.. it feels good to see the timer working!!!... ta are very helpful