Isai Mercado Oliveros


Lab 10

Nov 19, 2014

EAB Verilog file

```
module EAB(
  input[15:0] PC, Ra,
  input[10:0] IR,
  input[1:0] selEAB2,
  input selEAB1,
  output[15:0] eabOut
   );
  wire[15:0] sext11, sext9, sext6, bigMuxOut, smallMuxOut;
  assign sext11 = {{5{IR[10]}},IR[10:0]};
  assign sext9 = {{7{IR[8]}},IR[8:0]};
  assign sext6 = {{10{IR[5]}},IR[5:0]};
  assign bigMuxOut = (selEAB2 == 2'b00)? 16'd0 :
                    (selEAB2 == 2'b01)? sext6 :
                    (selEAB2 == 2'b10)? sext9 : sext11;
  assign smallMuxOut = (selEAB1 == 1'b0)? PC : Ra;
  assign eabOut = bigMuxOut + smallMuxOut;
endmodule
```

# **EAB Simulation waveform**



MARMux Verilog file

```
module MARMux(
21
     input[7:0] IR,
22
     input selMAR,
23
     input[15:0] eabOut,
24
25
     output[15:0] MARMuxOut
      );
26
27
     wire[15:0] zext;
28
29
     assign zext = {{8{0}}}, IR[7:0]};
30
31
     assign MARMuxOut = (selMAR == 1'b1) ? zext : eabOut ;
32
33
   endmodule
34
35
```


## MARMux Simulation waveform



PC Verilog file

```
module PC(
  input[15:0] Buss, eabOut,
  input[1:0] selPC,
  input ldPC, clk, reset,
  output[15:0] PC
   );
  wire[15:0] muxOut;
  assign muxOut = (selPC == 2'b00) ? PC + 1:
                 (selPC == 2'b01) ? eabOut:
                 (selPC == 2'b10) ? Buss : 16'd0 ;
  register rg (PC, clk, muxOut, reset, ldPC);
endmodule
module register(dout, clk, din, reset, load);
input clk, reset, load;
input [15:0] din;
output reg [15:0] dout;
always @(posedge clk)
if (reset) dout <= 16'd0;
else if (load) dout <= din;
endmodule
```


### PC Simulation waveform



IR Verilog file

```
module IR(IR, clk, Buss, reset, ldIR);
1
2
3
  input clk, reset, ldIR;
4
  input [15:0] Buss;
  output reg [15:0] IR;
5
6
7
  always @(posedge clk)
  if (reset) IR <= 16'd0;
8
9
  else if (ldIR) IR <= Buss;
0 endmodule
1
```


## IR Simulation waveform



# NZP Verilog file

```
20
21
   module NZP(
      input clk, reset, flagWE,
22
      output[15:0] Buss,
23
      output N, Z, P
24
25
      );
26
      wire wN,wZ,wP;
27
      assign wN = (Buss[15] == 1'd1)
                                     ? 1'd1 : 1'd0 ;
28
      assign wZ = (Buss[15:0] == 16'd0) ? 1'd1 : 1'd0 ;
29
      assign wP = (Buss[15] != 1'd1 && Buss[15:0] != 16'd0)? 1'd1 : 1'd0 ;
30
31
32
      FF DCE ff0 (N,clk,wN,reset,flagWE);
      FF DCE ff1 (Z,clk,wZ,reset,flagWE);
33
      FF DCE ff2 (P,clk,wP,reset,flagWE);
34
35
36 endmodule
37
38
39 module FF DCE(q, clk, d, clr, en);
  input clk, clr, en, d;
40
41 output reg q;
42 always @(posedge clk)
43 if (clr) q <= 0;
44
  else if (en) q <= d;
45
   endmodule
46
```


#### NZP Simulation waveform



### ALU Verilog file

```
19 //
   20
21
   module ALU(
      input[15:0] Ra, Rb,
22
      input[5:0] IR,
23
      input[1:0] aluControl,
24
      output[15:0] aluOut
25
26
      );
     wire[15:0] partB;
27
28
      assign partB = (IR[5] == 1'b1)? {{11{IR[4]}},IR[4:0]} : Rb;
29
30
31
      assign aluOut = (aluControl == 2'b00)? Ra
                    (aluControl == 2'b01)? partB + Ra :
32
                    (aluControl == 2'b10)? partB & Ra : ~Ra ;
33
   endmodule
34
35
```


### **ALU Simulation waveform**



RegFile Verilog file

```
21
   module RegFile(
22
       input[15:0] Buss,
       input[2:0] DR, SR1, SR2,
23
       input regWE, clk, reset,
24
25
       output[15:0] Rb, Ra
26
       );
27
28
       wire[15:0] regOut0, regOut1, regOut2, regOut3, regOut4, regOut5, regOut6, regOut7;
29
       wire[7:0] writeE;
30
31
       assign Ra = (SR1 == 3'd0) ? regOut0 :
                   (SR1 == 3'd1) ? regOut1 :
32
                   (SR1 == 3'd2) ? regOut2 :
33
                   (SR1 == 3'd3) ? regOut3 :
34
35
                   (SR1 == 3'd4) ? regOut4 :
                   (SR1 == 3'd5) ? regOut5 :
36
                   (SR1 == 3'd6) ? regOut6 :
37
38
                   (SR1 == 3'd7) ? regOut7 : 16'd0 ;
39
       assign Rb = (SR2 == 3'd0) ? regOut0 :
40
                   (SR2 == 3'd1) ? regOut1 :
41
                   (SR2 == 3'd2) ? regOut2 :
42
                   (SR2 == 3'd3) ? regOut3 :
43
44
                   (SR2 == 3'd4) ? regOut4 :
                   (SR2 == 3'd5) ? regOut5 :
45
                   (SR2 == 3'd6) ? regOut6 :
46
                   (SR2 == 3'd7) ? regOut7 : 16'd0 ;
47
48
       assign writeE = (regWE == 1'b1) ? 8'b00000001 << DR : 8'd0;
49
50
       register r0 (regOut0, clk, Buss, reset, writeE[0]); //(dout, clk, din, reset, load);
51
       register r1 (regOut1, clk, Buss, reset, writeE[1]);
52
       register r2 (regOut2, clk, Buss, reset, writeE[2]);
53
54
       register r3 (regOut3, clk, Buss, reset, writeE[3]);
55
       register r4 (regOut4, clk, Buss, reset, writeE[4]);
       register r5 (regOut5, clk, Buss, reset, writeE[5]);
56
57
       register r6 (regOut6, clk, Buss, reset, writeE[6]);
58
       register r7 (regOut7, clk, Buss, reset, writeE[7]);
   endmodule
59
60
```

### RegFile Simulation waveform



ts\_driver Verilog file

## ts\_driver Simulation waveform



### **Anomalies**

Fun lab. I am excited to build the LC-3!!!