

Isai Mercado Oliveros

Lab 8

Nov 11, 2014

MOD4 Verilog code (5)

```
3
4 module MOD4(inc,rst,clk,curS);
5     input inc, rst, clk;
6     output[1:0] curS;
7     wire[1:0] nxtS;
8
9     // next state logic
10    //assign nxtS = (curS == 2'd3)? 0 : curS + 2'd1;
11    assign nxtS = (inc == 1'd1)? curS + 2'd1 : curS;
12
13    FF flip1(curS[1],clk,rst,nxtS[1]);
14    FF flip0(curS[0],clk,rst,nxtS[0]);
15
16
17 endmodule
18
19
20
21 module FF(q, clk, clr, d);
22     input clk, clr, d;
23     output reg q;
24
25     always @(posedge clk)
26         if (clr) q <= 0;
27         else q <= d;
28 endmodule
```

MOD4 TCL file (4)

```
#add all signals to the waveform viewer
wave add / -radix hex
#q, clk, d, clr,din,write

#define how the data input signals will behave when you run the simulation
#the command "isim force add (signal) 0 -time 0 -value 1 -time 20ns -repeat 40ns" means that (signal)
#will have a value of 0000 from time 0, then change to 1 at time 20ns, and then repeat that cycle every 40ns
isim force add clk 0 -time 0 -value 1 -time 10ns -repeat 20ns
isim force add rst 1 -time 0 -value 0 -time 15ns
isim force add inc 0 -time 0 -value 1 -time 25ns -value 0 -time 35ns -repeat 40ns
#Nothing will change in the waveform viewer until you run the simulation for some period of time.
run 320ns
```

MOD4 simulation waveform (4)

Programmable timer Verilog code (for testing timer) (5)

```
3
4 module prog_timer (clk, reset, clken, load_number, counter, zero, tp);
5   input clk, reset, clken;
6   input [23:0] load_number;
7   output reg [23:0] counter;
8   output reg zero, tp;
9
10  wire cnt0;
11
12  assign cnt0 = ~(counter); // is current count = 0?
13
14  always @(posedge clk or posedge reset)
15    if (reset == 1'b1) // on reset
16      begin
17        counter = load_number-1; // initialize counter with preload
18        zero = 1'b0; // clear ceo output
19        tp = 1'b0; // clear tp output
20      end
21    else if (cnt0 & clken) // if count is 0
22      begin
23        counter = load_number-1; // initialize counter with preload
24        zero = 1'b1; // set the ceo output
25        tp = ~tp; // toggle the tp output
26      end
27    else if (clken)
28      begin
29        counter = counter - 24'h000001; // decrement the counter
30        zero = 1'b0; // clear the ceo output
31        tp = tp; // maintain the tp output
32      end
33
34 endmodule
```

```
prog_timer timer (clk_in,1'b0,1'b1,24'd250000, ,zero_out,tp_out); //prog_timer (clk, reset, clken, load_number, counter, zero, tp);
MOD4 mod (zero_out,reset_in,clk_in,curS_out); //MOD4(inc,rst,clk,curS);
```

Programmable timer UCF file (4)

```
## FX2 connector
NET zero_out LOC = "B4"; # Bank = 0, Pin name = IO_L24N_0, Type = I/O, Sch name = R-IO1
NET tp_out LOC = "A4"; # Bank = 0, Pin name = IO_L24P_0, Type = I/O, Sch name = R-IO2
#NET "PIO<2>" LOC = "C3"; # Bank = 0, Pin name = IO_L25P_0, Type = I/O, Sch name = R-IO3
#NET "PIO<3>" LOC = "C4"; # Bank = 0, Pin name = IO, Type = I/O, Sch name = R-IO4
#NET "PIO<4>" LOC = "B6"; # Bank = 0, Pin name = IO_L20P_0, Type = I/O, Sch name = R-IO5
#NET "PIO<5>" LOC = "D5"; # Bank = 0, Pin name = IO_L23N_0/VREF_0, Type = VREF, Sch name = R-IO6
#NET "PIO<6>" LOC = "E5"; # Bank = 0, Pin name = IO_L23P_0, Type = I/O, Sch name = R-IO7
```

4x7 Segment Controller Verilog code (5)

```

10 //////////////////////////////////////////////////
11 module SEG7dec(num_in, numCode_out);
12     input[3:0] num_in;
13     output[6:0] numCode_out;
14
15     assign numCode_out = (num_in == 4'd0)? 7'b00000001 :
16                          (num_in == 4'd1)? 7'b10011111 :
17                          (num_in == 4'd2)? 7'b00100010 :
18                          (num_in == 4'd3)? 7'b00000110 :
19                          (num_in == 4'd4)? 7'b10011100 :
20                          (num_in == 4'd5)? 7'b01000100 :
21                          (num_in == 4'd6)? 7'b01000000 :
22                          (num_in == 4'd7)? 7'b00001111 :
23                          (num_in == 4'd8)? 7'b00000000 :
24                          (num_in == 4'd9)? 7'b00000100 :
25                          (num_in == 4'd10)? 7'b00001000 :
26                          (num_in == 4'd11)? 7'b11000000 :
27                          (num_in == 4'd12)? 7'b01100001 :
28                          (num_in == 4'd13)? 7'b10000010 :
29                          (num_in == 4'd14)? 7'b01100000 : 01110000;
30
31 endmodule
32

```


TestBench Verilog code (5)

```

1 //////////////////////////////////////////////////
2 module testBench( dp0_in , dp1_in , dp2_in , dp3_in , clk_in , reset_in , seg_out , an_out , zero_out , tp_out , dp_out);
3     input dp0_in,dp1_in,dp2_in,dp3_in,clk_in,reset_in;
4     output[6:0] seg_out;
5     output[3:0] an_out;
6     output zero_out,tp_out,dp_out;
7     wire[1:0] curS_out;
8     wire[3:0] mux4bits_out,an_out_wire;
9     wire dp_out_wire;
10
11
12     prog_timer timer (clk_in,1'b0,1'b1,24'd250000, ,zero_out,tp_out); //prog_timer (clk, reset, clken, load_number, counter,
13     MOD4_mod (zero_out,reset_in,clk_in,curS_out); //MOD4(inc,rst,clk,curS);
14
15     DEC2to4 dec (curS_out,an_out_wire); //DEC2to4(in,out);
16     MUX4to1_1bit smallMux (dp0_in,dp1_in,dp2_in,dp3_in,dp_out_wire,curS_out); //MUX4to1_1bit(input0,input1,input2,input3,out
17     assign dp_out = ~dp_out_wire;
18     assign an_out = ~an_out_wire;
19     MUX4to1_4bits bigMux ( 4'b0001 , 4'b1010 , 4'b1011 , 4'b1000 ,mux4bits_out,curS_out); //MUX4to1_1bit(input0,input1,input
20     SEG7dec seg (mux4bits_out,seg_out); //SEG7dec(num_in, numCode_out);
21
22 endmodule
23

```

TestBench UCF file (4)



```
lab8.ucf - Notepad
File Edit Format View Help

# This file is a general .ucf for Nexys2 rev A board
# To use it in a project:
# - remove or comment the lines corresponding to unused pins
# - rename the used signals according to the project

## clock pin for Nexys 2 Board
NET clk_in LOC = "B8"; # Bank = 0, Pin name = IP_L13P_0/GCLK8, Type = GCLK, Sch name = GCLK0

## Switches
NET dp3_in LOC = "G18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = Sw0
NET dp2_in LOC = "H18"; # Bank = 1, Pin name = IP/VREF_1, Type = VREF, Sch name = Sw1
NET dp1_in LOC = "K18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = Sw2
NET dp0_in LOC = "K17"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = Sw3

## Buttons
NET reset_in LOC = "B18"; # Bank = 1, Pin name = IP, Type = INPUT, Sch name = BTN0

## 7 segment display
NET seg_out[6] LOC = "L18"; # Bank = 1, Pin name = IO_L10P_1, Type = I/O, Sch name = CA
NET seg_out[5] LOC = "F18"; # Bank = 1, Pin name = IO_L19P_1, Type = I/O, Sch name = CB
NET seg_out[4] LOC = "D17"; # Bank = 1, Pin name = IO_L23P_1/HDC, Type = DUAL, Sch name = CC
NET seg_out[3] LOC = "D16"; # Bank = 1, Pin name = IO_L23N_1/LDC0, Type = DUAL, Sch name = CD
NET seg_out[2] LOC = "G14"; # Bank = 1, Pin name = IO_L20P_1, Type = I/O, Sch name = CE
NET seg_out[1] LOC = "J17"; # Bank = 1, Pin name = IO_L13P_1/A6/RHCLK4/IRDY1, Type = RHCLK/DUAL, Sch name = CF
NET seg_out[0] LOC = "H14"; # Bank = 1, Pin name = IO_L17P_1, Type = I/O, Sch name = CG
NET dp_out LOC = "C17"; # Bank = 1, Pin name = IO_L24N_1/LDC2, Type = DUAL, Sch name = DP

NET an_out[0] LOC = "F17"; # Bank = 1, Pin name = IO_L19N_1, Type = I/O, Sch name = AN0
NET an_out[1] LOC = "H17"; # Bank = 1, Pin name = IO_L16N_1/A0, Type = DUAL, Sch name = AN1
NET an_out[2] LOC = "C18"; # Bank = 1, Pin name = IO_L24P_1/LDC1, Type = DUAL, Sch name = AN2
NET an_out[3] LOC = "F15"; # Bank = 1, Pin name = IO_L21P_1, Type = I/O, Sch name = AN3
```

Anomalies

It hard to debug!!!!