

```

1  -----
2  -- HEIG-VD, Haute Ecole d'Ingenierie et de Gestion du canton de Vaud
3  -- Institut REDS, Reconfigurable & Embedded Digital Systems
4  --
5  -- Fichier      : enc_prio_16in_top
6  -- Description  : Encodeur de priorite à 16 entrees
7  --
8  -- Auteur       : E. Messerli
9  -- Date        : 30.09.2009
10 -- Version      : 0.0
11 --
12 -- Utilise      : Labo systeme numerique
13 --
14 --| Modifications |-----
15 -- Ver  Auteur  Date      Description
16 -- 1.0   GAA   31.08.2016  Adaptation fichier vhdl pour utilisation avec Quartus
17 -- 1.1   EMI   05.10.2016  Adaptation pour encodeur a 16 entress
18 --                                     entity: utilise vecteurs pour in_i et num_o
19 --
20 -----
21
22 library ieee;
23 use ieee.std_logic_1164.ALL;
24 --use ieee.numeric_std.ALL;
25
26 entity enc_prio_16in_top is
27     port(
28         in_i      : in      std_logic_vector(15 downto 0);
29         detect_o  : out     std_logic;
30         num_o     : out     std_logic_vector(3 downto 0)
31     );
32 end enc_prio_16in_top ;
33
34 architecture struct of enc_prio_16in_top is
35
36     -- Component Declarations
37     component enc_prio_4in
38     port(
39         en_i      : in      std_logic;
40         in0_i     : in      std_logic;
41         in1_i     : in      std_logic;
42         in2_i     : in      std_logic;
43         in3_i     : in      std_logic;
44         detect_o  : out     std_logic;
45         en_o      : out     std_logic;
46         num0_o    : out     std_logic;
47         num1_o    : out     std_logic
48     );
49 end component;
50
51 for all : enc_prio_4in use entity work.enc_prio_4in(flot_don);
52
53 -- Internal Declarations
54 constant ENABLE      : std_logic:='1';
55
56 signal vect_detect_s, vect_enable_s : std_logic_vector(3 downto 0);
57 signal vect_num0_s, vect_num1_s : std_logic_vector(3 downto 0);
58
59 begin
60
61     ENC4_3 : enc_prio_4in port map (
62         en_i => ENABLE,
63         in0_i => in_i(12) ,
64         in1_i => in_i(13) ,
65         in2_i => in_i(14) ,
66         in3_i => in_i(15) ,
67         detect_o => vect_detect_s(3) ,
68         en_o  => vect_enable_s(3) ,
69         num0_o => vect_num0_s(3) ,

```

```

70     num1_o => vect_num1_s(3)
71 );
72
73 ENC4_2 : enc_prio_4in port map (
74     en_i => vect_enable_s(3),
75     in0_i => in_i(8) ,
76     in1_i => in_i(9) ,
77     in2_i => in_i(10) ,
78     in3_i => in_i(11) ,
79     detect_o => vect_detect_s(2) ,
80     en_o => vect_enable_s(2) ,
81     num0_o => vect_num0_s(2) ,
82     num1_o => vect_num1_s(2)
83 );
84
85 ENC4_1 : enc_prio_4in port map (
86     en_i => vect_enable_s(2),
87     in0_i => in_i(4) ,
88     in1_i => in_i(5) ,
89     in2_i => in_i(6) ,
90     in3_i => in_i(7) ,
91     detect_o => vect_detect_s(1) ,
92     en_o => vect_enable_s(1) ,
93     num0_o => vect_num0_s(1) ,
94     num1_o => vect_num1_s(1)
95 );
96
97 ENC4_0 : enc_prio_4in port map (
98     en_i => vect_enable_s(1),
99     in0_i => in_i(0) ,
100     in1_i => in_i(1) ,
101     in2_i => in_i(2) ,
102     in3_i => in_i(3) ,
103     detect_o => vect_detect_s(0) ,
104     en_o => vect_enable_s(0) ,
105     num0_o => vect_num0_s(0) ,
106     num1_o => vect_num1_s(0)
107 );
108
109 num_o(3) <= vect_detect_s(3) or vect_detect_s(2);
110 num_o(2) <= vect_detect_s(3) or vect_detect_s(1);
111 num_o(1) <= vect_num1_s(3) or vect_num1_s(2) or vect_num1_s(1) or vect_num1_s(0);
112 num_o(0) <= vect_num0_s(3) or vect_num0_s(2) or vect_num0_s(1) or vect_num0_s(0);
113 detect_o <= vect_detect_s(3) or vect_detect_s(2) or vect_detect_s(1) or
vect_detect_s(0);
114
115 end struct;
116

```