```
-- HEIG-VD, Haute Ecole d'Ingenierie et de Gestion du canton de Vaud
3
    -- Institut REDS, Reconfigurable & Embedded Digital Systems
4
5
    -- Fichier : enc prio 16in top
    -- Description : Encodeur de priorite à 16 entrees
6
7
   -- Auteur : E. Messerli

-- Date : 30.09.2009

-- Version : 0.0
8
9
10
11
12
   -- Utilise : Labo systeme numerique
13
    --| Modifications |-----
14
    -- Ver Auteur Date Description
15
    -- 1.0 GAA 31.08.2016 Adaptation fichier vhdl pour utilisation avec Quartus
16
    -- 1.1 EMI 05.10.2016 Adaptation pour encodeur a 16 entress
17
18
                             entity: utilise vecteurs pour in i et num o
19
20
    ______
21
22
    library ieee;
23
   use ieee.std logic 1164.ALL;
24
    --use ieee.numeric std.ALL;
25
26
   entity enc prio 16in top is
27
       port(
28
          in i : in
                         std_logic_vector(15 downto 0);
          detect_o : out std_logic;
29
30
          num o : out std logic vector(3 downto 0)
31
       );
32
    end enc_prio_16in_top ;
33
34
    architecture struct of enc prio 16in top is
35
36
      -- Component Declarations
      component enc_prio 4in
37
38
       port(
       39
40
41
42
43
       detect_o : out      std logic;
44
       en_o : out std_logic;
num0_o : out std_logic;
num1_o : out std_logic
45
46
47
48
        );
49
      end component;
50
51
      for all : enc prio 4in use entity work.enc prio 4in(flot don);
52
53
      -- Internal Declarations
54
      constant ENABLE : std logic:='1';
55
56
      signal vect_detect_s, vect_enable_s : std_logic_vector(3 downto 0);
57
      signal vect num0 s, vect num1 s : std logic vector(3 downto 0);
58
59
   begin
60
61
      ENC4 3 : enc prio 4in port map (
62
          en i => ENABLE,
63
          in0 i => in i(12)
64
          in1 i => in i(13)
65
          in2 i => in i(14)
66
          in3 i = in i(15)
67
          detect_o => vect_detect_s(3) ,
68
          en o \Rightarrow vect enable s(3),
69
          num0_o \Rightarrow vect_num0_s(3),
```

```
70
             num1 o \Rightarrow vect num1 s(3)
 71
         );
 72
 73
         ENC4 2 : enc prio 4in port map (
 74
             en_i => vect_enable_s(3),
 75
             in0_i => in_i(8)
             in1 i => in_i(9)
 76
             in2 i => in_i(10) ,
 77
 78
             in3 i => in i(11)
 79
             detect o => vect detect s(2),
             en o \Rightarrow vect enable s(2),
 80
             num0 o \Rightarrow vect num0 s(2),
 81
             num1 o => vect num1 s(2)
 82
 83
         );
 84
 85
         ENC4 1 : enc prio 4in port map (
 86
             en_i => vect_enable_s(2),
 87
             in0 i => in i(4)
 88
             in1 i \Rightarrow in i(5)
 89
             in2 i => in i(6)
 90
             in3 i \Rightarrow in i(7)
 91
             detect o => vect detect s(1) ,
 92
             en o \Rightarrow vect enable s(1),
             num0_o => vect_num0_s(1)
 93
 94
             num1 o => vect num1 s(1)
 95
         );
 96
 97
        ENC4 0 : enc prio 4in port map (
 98
             en i \Rightarrow vect enable s(1),
 99
             in0 i => in i(0)
100
             in1 i => in i(1)
101
             in2 i \Rightarrow in i(2)
102
             in3 i \Rightarrow in i(3)
             detect_o => vect_detect s(0) ,
103
104
             en_o => vect_enable_s(0) ,
105
             num0 o \Rightarrow vect num0 s(0),
             num1 o => vect_num1_s(0)
106
107
         );
108
109
         num o(3) \le \text{vect detect } s(3) \text{ or vect detect } s(2);
110
         num o(2) \le \text{vect detect } s(3) \text{ or vect detect } s(1);
111
         num o(1) \le \text{vect num1 } s(3) or vect num1 s(2) or vect num1 s(1) or vect num1 s(0);
112
         num o(0) \le \text{vect num0 } s(3) or vect num0 s(2) or vect num0 s(1) or vect num0 s(0);
113
         detect o \leftarrow vect detect s(3) or vect detect s(2) or vect detect s(1) or
         vect detect s(0);
114
115
      end struct;
116
```