



# Description d'éléments mémoire en VHDL

CONCEPTION DE SYSTÈMES NUMÉRIQUES (CSN)


Auteur: Spinelli Isaia

Prof : Etienne Messerli Ing : Sébastien Masle

Date: 09.11.2019

Salle: A09 Classe: CSN


## Dff\_ar Vues RTL



#### Log simulation

```
# vsim -voptargs=""+acc"" work.dff ar tb
# Start time: 16:32:40 on Nov 07,2019
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dff_ar_tb(test_bench)#1
# Loading work.dff_ar(comport)#1
VSIM 26> run -all
# ** Note: >> Debut de la simulation
# Time: 0 ns Iteration: 0 Instance: /dff_ar_tb
# ** Note: >>Nombre d'erreur détectée = 0
# Time: 552 ns Iteration: 0 Instance: /dff_ar_tb
# ** Note: >>Fin de la simulation
# Time: 552 ns Iteration: 0 Instance: /dff_ar_tb
```

Dff\_en
Vues RTL



Log simulation

```
# Start time: 16:39:29 on Nov 07,2019
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dff_en_tb(test_bench)#1
# Loading work.dff_en(comport)#1
VSIM 31> run -all
# ** Note: >> Debut de la simulation
# Time: 0 ns Iteration: 0 Instance: /dff_en_tb
# ** Note: >>Nombre d'erreur détectée = 0
# Time: 652 ns Iteration: 0 Instance: /dff_en_tb
# ** Note: >>Fin de la simulation
# Time: 652 ns Iteration: 0 Instance: /dff_en_tb
```

### Flipflop\_t

Vues RTL

Clk\_i

T\_i

1'h0

SCLR

CLRN

reset\_i


#### Log simulation

VSIM 71>

```
# vsim -voptargs=""+acc"" work.flipflop_t_tb
# Start time: 17:52:47 on Nov 07,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_l164(body)
# Loading work.flipflop_t_tb(test_bench)#1
# Loading work.flipflop_t(comport)#1

VSIM 70> run -all
# ** Note: >> Debut de la simulation
# Time: 0 ns Iteration: 0 Instance: /flipflop_t_tb
# ** Note: >>Nombre d'erreur détectée = 0
# Time: 652 ns Iteration: 0 Instance: /flipflop_t_tb
# ** Note: >>Fin de la simulation
# Time: 652 ns Iteration: 0 Instance: /flipflop_t_tb
```

Flipflop\_rs
Vues RTL



Date: le 9 novembre 2019

Nom de l'étudiant : Spinelli Isaia