```
2
     -- HEIG-VD
 3
     -- Haute Ecole d'Ingenerie et de Gestion du Canton de Vaud
     -- School of Business and Engineering in Canton de Vaud
     ______
 6
    -- REDS Institute
 7
     -- Reconfigurable Embedded Digital Systems
 8
 9
                           : DE1_SoC_top.vhd
    -- File
10
     -- Author
11
                            : Sébastien Masle
     -- Date
12
                            : 17.01.2018
13
     --
14
     -- Context
                           : HPA
15
16
17
     -- Description : top design for DE1-SoC board
18
19
20
    -- Dependencies :
21
22
23
    -- Modifications :
    -- Ver Date Engineer Comments
24
    -- 0.0 17.01.2018 SMS
25
                                       Initial version.
26
27
28
     library ieee;
29
     use ieee.std logic 1164.all;
30
31
     entity DE1_SoC_top is
32
        port ( -- clock pins
33
                CLOCK 50 i : in std logic;
34
                CLOCK2 50 i : in std logic;
35
                CLOCK3 50 i : in std logic;
36
                CLOCK4 50 i : in std logic;
37
38
                -- ADC
               ADC_CS_N_o : out std_logic;
39
               ADC DIN o : out std_logic;
40
               ADC DOUT i : in std logic;
41
42
               ADC SCLK o : out std logic;
43
44
                -- Audio
45
               AUD ADCLRCK io : inout std logic;
46
               AUD ADCDAT i : in std logic;
               AUD DACLRCK io : inout std logic;
47
               AUD_DACDAT_o : out std_logic;
AUD_XCK_o : out std_logic;
AUD_BCLK_io : inout std_logic;
48
49
50
51
52
                -- SDRAM
53
               DRAM_ADDR_o : out std_logic_vector(12 downto 0);
54
               DRAM_BA_o : out std_logic_vector(1 downto 0);
55
               DRAM CAS N o : out std logic;
56
               DRAM CKE o : out std logic;
57
               DRAM CLK o : out std logic;
58
               DRAM CS N o : out std logic;
59
                DRAM DQ io : inout std logic vector(15 downto 0);
                DRAM_LDQM_o : out std_logic;
60
                DRAM_RAS_N_o : out std_logic;
61
                DRAM UDQM o : out std logic;
62
```

```
63
                   DRAM WE N o : out std logic;
 64
 65
                   --I2C Bus for Configuration of the Audio and Video-In Chips
 66
                   FPGA I2C SCLK o : out std logic;
 67
                   FPGA I2C SDAT io : inout std logic;
 68
                   -- 40-pin headers
 69
 70
                   GPIO 0 io : inout std logic vector(35 downto 0);
 71
                   GPIO 1 io : inout std logic vector(35 downto 0);
 72
 73
                   -- Seven Segment Displays
                   HEX0 o
 74
                                : out std logic vector(6 downto 0);
 7.5
                                 : out std logic vector(6 downto 0);
                   HEX1 o
 76
                                : out std logic vector(6 downto 0);
                   HEX2 o
                            : out std_logic_vector(6 downto 0);
: out std_logic_vector(6 downto 0);
: out std_logic_vector(6 downto 0);
 77
                   HEX3 o
 78
                   HEX4 o
 79
                   HEX5 o
 80
 81
                   -- TR
 82
                   IRDA RXD i : in std logic;
 83
                   IRDA TXD o : out std logic;
 84
 85
                   -- Pushbuttons
 86
                   KEY i
                                : in std logic vector(3 downto 0);
 87
                   -- LEDs
 88
 89
                   LEDR o
                                : out std logic vector (9 downto 0);
 90
 91
                   -- PS2 Ports
                   PS2 CLK io : inout std_logic;
 92
 93
                   PS2 DAT io : inout std_logic;
 94
                   PS2 CLK2 io : inout std logic;
 95
                  PS2 DAT2 io : inout std logic;
 96
 97
                   -- Slider Switches
 98
                   SW i
                              : in std logic vector(9 downto 0);
 99
100
                   -- Video-In
101
                   TD_CLK27_i : in std_logic;
                   TD_DATA_i : in std_logic_vector(7 downto 0);
TD_HS_i : in std_logic;
102
103
104
                   TD RESET N o : out std logic;
105
                   TD_VS_i : in std_logic;
106
107
                   -- VGA
108
                   VGA R o
                                 : out std logic vector(7 downto 0);
                                 : out std_logic_vector(7 downto 0);
109
                   VGA G o
                                  : out std_logic_vector(7 downto 0);
110
                   VGA B o
111
                  VGA CLK o
                                 : out std_logic;
                   VGA SYNC_N_o : out std_logic;
112
113
                   VGA BLANK N o : out std logic;
                  VGA_HS_o : out std_logic;
VGA_VS_o : out std_logic;
114
115
116
117
                   -- DDR3 SDRAM
118
                  HPS DDR3 ADDR o
                                         : out std logic vector(14 downto 0);
119
                  HPS DDR3 BA o
                                        : out std logic vector(2 downto 0);
                  . out std_logic;
HPS_DDR3_CK_N_o
HPS_DDR3_CK_P_o
HPS_DDR3_CS_N_o
HPS_DDR3_DM_o

. out std_logic;
cout std_logic;
cout std_logic;
cout std_logic;
120
121
122
123
124
125
                                        : out std logic vector(3 downto 0);
                 HPS_DDR3_DQ_io
                 HPS_DDR3_DQs_N_io : inout std_logic_vector(3 downto 0);
HPS_DDR3_DQS_N_io : inout std_logic_vector(3 downto 0);
126
127
                 HPS DDR3 DQS P io : inout std logic vector (3 downto 0);
128
                  129
130
                   HPS DDR3 RESET N o : out std logic;
131
```

```
132
133
134
135
                         -- Ethernet
                    --HPS_ENET_GTX_CLK_O : out std_logic;
--HPS_ENET_INT_N_iO : inout std_logic;
--HPS_ENET_MDC_O : out std_logic;
--HPS_ENET_MDIO_iO : inout std_logic;
--HPS_ENET_RX_CLK_i : in std_logic;
--HPS_ENET_RX_DATA_i : in std_logic_vector(3 downto 0);
--HPS_ENET_RX_DV_i : in std_logic;
--HPS_ENET_TX_DATA_O : out std_logic_vector(3 downto 0);
--HPS_ENET_TX_DATA_O : out std_logic_vector(3 downto 0);
136
                         --HPS_ENET_GTX_CLK_o : out std_logic;
137
138
139
140
141
142
143
                      --HPS_ENET_TX_EN_o : out std_logic;
144
145
146
                         -- Flash
                        --HPS_FLASH_DATA_io : inout std_logic_vector(3 downto 0);
--HPS_FLASH_DCLK_o : out std_logic;
--HPS_FLASH_NCSO_o : out std_logic;
147
148
149
150
151
                         -- Accelerometer
152
                         -- HPS GSENSOR INT io : inout std logic;
153
154
                         -- General Purpose I/O
155
                         --HPS_GPIO_io
                                                         : inout std logic vector(1 downto 0);
156
157
                         -- I2C
158
                         -- HPS I2C CONTROL io : inout std logic;
159
                        --HPS_I2C1_SCLK_io : inout std_logic;
                      --HPS_I2C1_SDAT_io : inout std_logic;
--HPS_I2C2_SCLK_io : inout std_logic;
--HPS_I2C2_SDAT_io : inout std_logic;
160
161
162
163
164
                        -- Pushbutton
165
                       HPS KEY io : inout std logic;
166
167
                         -- LED
                       HPS LED io : inout std logic;
168
169
170
                         -- SD Card
                        --HPS_SD_CLK_o : out std_logic;

--HPS_SD_CMD_io : inout std_logic;

--HPS_SD_DATA_io : inout std_logic_vector(3 downto 0);
171
172
173
174
175
                         -- SPI
176
                       --HPS SPIM CLK o
                                                      : out std logic;
                       --HPS_SPIM_MISO_i : in std_logic;
--HPS_SPIM_MOSI_o : out std_logic;
--HPS_SPIM_SS_io : inout std_logic;
177
178
179
180
181
                         -- UART
                        --HPS_UART_RX_i : in std_logic;
--HPS_UART_TX_o : out std_logic;
182
183
184
185
                     -- USB
--HPS_CONV_USB_N_io : inout std_logic;
--HPS_USB_CLKOUT_i : in std_logic;
--HPS_USB_DATA_io : inout std_logic_vector(7 downto 0);
--HPS_USB_DIR_i : in std_logic;
--HPS_USB_NXT_i : in std_logic;
--HPS_USB_STP_o : out std_logic;
                       -- USB
186
187
188
189
190
191
192
193
                         -- LTC connector
194
                         -- HPS LTC GPIO io : inout std logic;
195
                         -- FAN
196
197
                         FAN CTRL o : out std logic
198
                         );
199
       end DE1 SoC top;
200
```

```
architecture top of DE1 SoC top is
201
202
203
          component qsys_system is
204
             port (
205
206
                 -- FPGA Side
207
208
                 -- Global signals
209
                                                : in std logic
210
                 clk clk
                                                                                       :=
                 'X';
                                 -- clk
211
212
                 _____
213
                 -- HPS Side
214
                  _____
215
                 -- DDR3 SDRAM
                                                         std logic vector (14 downto
216
                 memory mem a
                                                 : out
                                        -- mem a
                 0);
217
                 memory_mem ba
                                                 : out
                                                         std logic vector (2 downto
                 0);
                                        -- mem ba
218
                 memory mem ck
                                                 : out
                 std logic;
                                                                   -- mem ck
219
                 memory mem ck n
                                                 : out
                 std logic;
                                                                   -- mem ck n
220
                 memory mem cke
                                                 : out
                 std logic;
                                                                   -- mem cke
221
                 memory mem cs n
                                                 : out
                 std logic;
                                                                   -- mem cs n
222
                 memory mem ras n
                                                 : out
                 std logic;
                                                                   -- mem ras n
223
                 memory mem cas n
                                                 : out
                 std logic;
                                                                   -- mem cas n
224
                 memory mem we n
                                                 : out
                                                                   -- mem we n
                 std logic;
225
                 memory_mem_reset_n
                                                 : out
                 std logic;
                                                                   -- mem reset_n
                                                 : inout std logic vector(31 downto 0) :=
226
                 memory mem dq
                  (others => 'X'); -- mem dq
227
                 {\tt memory\_mem\_dqs}
                                                 : inout std logic vector(3 downto 0) :=
                 (others => 'X'); -- mem dqs
228
                 memory_mem_dqs_n
                                                 : inout std logic vector(3 downto 0) :=
                 (others => 'X'); -- mem dqs n
229
                 memory mem odt
                                                 : out
                 std logic;
                                                                   -- mem odt
230
                 memory mem dm
                                                 : out
                                                         std logic vector(3 downto
                                         -- mem dm
                 0);
231
                                                 : in
                                                         std logic
                 memory oct rzqin
                                                                                       :=
                                  -- oct rzqin
                 'X';
232
                                                                 std logic vector (31 downto
233
                     conduit_export_switch_i
                                                         : in
                     0) := (others => 'X'); -- switch i
234
                     conduit export key i
                                                         : in
                                                                 std logic vector (31 downto
                     0) := (others => 'X'); -- key i
235
236
                     conduit export leds o
                                                                 std logic vector (31 downto
                                                         : out
                     0);
                                            -- leds o
237
238
                     conduit export hex0 o
                                                         : out
                                                                 std logic vector(31 downto
                                            -- hex0 o
                     0);
239
                     conduit export hex1 o
                                                         : out
                                                                 std logic vector (31 downto
                                            -- hex1 o
                     0);
240
                     conduit export hex2 o
                                                         : out
                                                                 std logic vector (31 downto
                                            -- hex2_o
                     0);
241
                                                                 std logic vector (31 downto
                     conduit export hex3 o
                                                         : out
                                            -- hex3 o
242
                     conduit export hex4 o
                                                                 std logic vector(31 downto
                                                         : out
                                            -- hex4 o
243
                                                                 std logic vector (31 downto
                     conduit_export_hex5_o
                                                         : out
                                            -- hex5_o
                     0);
```

```
244
245
                   -- Pushbutton
246
                   hps io hps io gpio inst GPIO54 : inout std logic
                                                                                                 :=
                   'X'; -- hps io gpio inst GPIO54
247
248
                    -- LED
249
                   hps_io_hps_io_gpio_inst_GPIO53 : inout std_logic
                                                                                                 :=
                                    -- hps io gpio inst GPI053
250
251
           end component qsys system;
252
253
      begin
254
255
      ______
      -- HPS mapping
256
257
258
259
          System : component qsys system
260
          port map (
261
               -----
262
               -- FPGA Side
263
               _____
264
265
                   -- Global signals
                                        => CLOCK 50 i,
266
                   clk clk
267
268
                   ______
269
                   -- HPS Side
270
271
                   -- DDR3 SDRAM
                   memory_mem_a => HPS_DDR3_ADDR_o,
memory_mem_ba => HPS_DDR3_BA_o,
memory_mem_ck => HPS_DDR3_CK_P_o,
memory_mem_ck => HPS_DDR3_CK_N_o,
memory_mem_cke => HPS_DDR3_CK_O,
memory_mem_cs_n => HPS_DDR3_CS_N_o,
memory_mem_ras_n => HPS_DDR3_RAS_N_o,
memory_mem_wen => HPS_DDR3_RAS_N_o,
memory_mem_wen => HPS_DDR3_RESET_N_o
272
273
274
275
276
277
278
279
280
281
                   memory mem reset n => HPS DDR3 RESET N o,
                   282
283
                   memory_mem_dqs_n
memory_mem_odt => HPS_DDR3_DQS_N_io,
memory_mem_dm => HPS_DDR3_DDT_o,
memory_mem_dm => HPS_DDR3_DM_o,
284
285
286
                   memory_oct_rzqin => HPS_DDR3 RZQ i,
287
288
                                                                            => SW i , -- switch i
                   conduit export switch i (9 downto 0)
289
290
                   conduit_export_switch_i (31 downto 10)
                                                                                 => (others => '0'),
                                                                                 => KEY i,
291
                   conduit_export_key_i (3 downto 0)
                   key i
292
                                                                                 => (others => '0'),
                   conduit export key i (31 downto 4)
293
294
                   conduit export leds o (9 downto 0)
                                                                                 => LEDR o,
                   leds o
295
296
                   conduit export hex0 o (6 downto 0)
                                                                                 => HEX0 o,
                   hex0 o
297
                   conduit export hex1 o (6 downto 0)
                                                                                 => HEX1 o,
                   hex1 o
                   conduit_export hex2 o (6 downto 0)
298
                                                                                 => HEX2 o,
                   hex2 o
299
                   conduit export hex3 o (6 downto 0)
                                                                                 => HEX3 o,
                   hex3 o
300
                                                                                 => HEX4 o,
                   conduit export hex4 o (6 downto 0)
                                                                            => HEX5_o, -- hex5 o
301
                   conduit_export_hex5_o (6 downto 0)
302
```

303