```
-- HEIG-VD, Haute Ecole d'Ingenierie et de Gestion du canton de Vaud
3
   -- Institut REDS, Reconfigurable & Embedded Digital Systems
4
    -- File : axi4lite_slave.vhd
-- Author : E. Messerli 27.07.2017
5
6
7
    -- Description : slave interface AXI (without burst)
   -- used for : SOCF lab
8
9
   10 -- Ver Date Auteur Description
11 -- 1.0 26.03.2019 EMI Adaptation du chablon pour les etudiants 12 -- 1.1 03.04.2020 ISS Complète le chablon pour le laboratoire 5
1.3
14
15
   library ieee;
16
       use ieee.std logic 1164.all;
17
       use ieee.numeric std.all;
18
19 entity axi4lite slave is
20
      generic (
21
          -- Users to add parameters here
22
23
           -- User parameters ends
24
25
           -- Width of S AXI data bus
26
           AXI DATA WIDTH : integer := 32; -- 32 or 64 bits
27
           -- Width of S AXI address bus
           AXI ADDR WIDTH : integer := 12
28
      );
29
30
       port (
31
          -- AXI4-Lite
          32
33
34
35
           -- Write Address Channel
           axi_awaddr_i : in std_logic_vector(AXI_ADDR_WIDTH-1 downto 0);
axi_awprot_i : in std_logic_vector( 2 downto 0); -- not used
axi_awvalid_i : in std_logic;
36
37
38
39
          axi_awready_o : out std_logic;
40
41
          -- Write Data Channel
          axi_wdata_i : in std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
42
          43
44
45
46
47
           -- Write Response Channel
           48
49
50
51
52
           -- Read Address Channel
53
           axi_araddr_i : in std_logic_vector(AXI_ADDR_WIDTH-1 downto 0);
54
           axi_arprot_i : in std_logic_vector( 2 downto 0); -- not used
axi_arvalid_i : in std_logic;
55
56
           axi arready o : out std logic;
57
58
           -- Read Data Channel
          59
60
61
62
63
64
           -- User input-output
65
           switch_i : in std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
66
                         : in std logic vector(AXI DATA WIDTH-1 downto 0);
           key_i
67
68
                         : out std logic vector(AXI DATA WIDTH-1 downto 0);
           leds o
69
```

```
: out std logic vector (AXI DATA WIDTH-1 downto 0);
 70
             hex0 o
 71
             hex1 o
                               : out std logic vector (AXI DATA WIDTH-1 downto 0);
                             : out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
: out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
: out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
 72
             hex2 o
             hex3 o
 73
              hex4 o
 74
 75
              hex5 o
                               : out std logic vector (AXI DATA WIDTH-1 downto 0);
 76
 77
 78
              -- Interruption
 79
              80
          );
 81
      end entity axi4lite slave;
 82
 83
      architecture rtl of axi4lite slave is
 84
 85
          signal reset s : std logic;
 86
 87
          -- local parameter for addressing 32 bit / 64 bits, cst: AXI DATA WIDTH
 88
          -- ADDR LSB is used for addressing word 32/64 bits registers/memories
 89
          -- ADDR LSB = 2 for 32 bits (n-1 \text{ downto } 2)
 90
          -- ADDR LSB = 3 for 64 bits (n-1 downto 3)
 91
          constant ADDR LSB
                                       : integer := (AXI DATA WIDTH/32) + 1;
 92
          ----- SIGNAUX AXI 4 LIGHT -----
 93
 94
 95
          --signal for the AXI slave
 96
          --intern signal for output
 97
          signal axi_awready_s : std_logic;
 98
          signal axi_arready_s : std_logic;
 99
          signal axi_wready_s : std_logic;
signal axi_rready_s : std_logic;
100
101
102
          103
104
105
106
107
          -- write enable
108
          signal axi data wren s
                                   : std logic;
109
110
           --intern signal for the axi interface
          signal axi_waddr_mem_s : std_logic_vector(AXI_ADDR_WIDTH-1 downto ADDR_LSB);
signal axi_araddr_mem_s : std_logic_vector(AXI_ADDR_WIDTH-1 downto ADDR_LSB);
111
112
113
          signal axi_wdata_mem_s : std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
signal axi_wstrb_mem_s : std_logic_vector((AXI_DATA_WIDTH/8)-1 downto 0);
114
115
          -- signal axi araddr mem s : std logic vector(AXI ADDR WIDTH-1 downto ADDR LSB);
116
117
          signal axi_bresp_s : std_logic_vector(1 downto 0);
signal axi_bvalid_s : std_logic;
118
119
120
121
122
          ----- SIGNAUX ENTREES / SORTIES ------
123
124
          constant registre cst mem : std logic vector(AXI DATA WIDTH-1 downto 0):=
          x"deedbeef";
          signal registre_test_mem : std_logic_vector(AXI_DATA_WIDTH-1 downto 0):=
          x"12345678";
126
127
          -- signal for registre input (switch / key)
          signal registre_switch_mem : std_logic_vector(9 downto 0) := (others => 'X');
128
129
          signal registre key mem : std logic vector(3 downto 0) := (others => 'X');
130
131
          -- signal for registre leds
132
          signal registre led mem
                                      : std logic vector(9 downto 0) := (others => 'X');
133
134
          -- signal for registre 7 seg
          signal registre_hex0_mem : std_logic_vector(6 downto 0) := (others => 'X');
signal registre_hex1_mem : std_logic_vector(6 downto 0) := (others => 'X');
135
136
```

```
137
          signal registre hex2 mem : std logic vector(6 downto 0) := (others => 'X');
         signal registre_hex3_mem : std_logic_vector(6 downto 0) := (others => 'X');
signal registre_hex4_mem : std_logic_vector(6 downto 0) := (others => 'X');
138
139
140
          signal registre hex5 mem : std logic vector(6 downto 0) := (others => 'X');
141
142
          ----- SIGNAUX GESTION IRQ -----
143
         signal irq_s : std_logic;
144
         145
146
         -- par défaut, toutes les irq actives
147
                              : std logic vector(3 downto 0) := (others => '0');
         signal key irq mask
148
149
     begin
150
151
           -- mise à jour des entrées
152
         reset s <= axi reset i;
153
154
         registre switch mem <= switch i(9 downto 0);
155
         registre key mem <= key i(3 downto 0);</pre>
156
157
158
159
160
     -- Write address channel
161
162
         process (reset s, axi clk i)
163
         begin
164
             -- En cas de reset
165
             if reset s = '1' then
166
                 -- Valeur par défaut
167
                 axi awready s <= '0';
168
                 axi waddr mem s <= (others => '0');
169
              elsif rising edge (axi clk i) then
                  -- Si une adresse d'écriture est valide
170
171
                  if (axi awready s = '0' and axi awvalid i = '1') then --and axi wvalid i =
                  '1') then modif EMI 10juil2018
172
                      -- slave is ready to accept write address when
173
                     -- there is a valid write address
174
                      axi awready s <= '1';
175
                     -- Write Address memorizing
176
                      axi waddr mem s <= axi awaddr i(AXI ADDR WIDTH-1 downto ADDR LSB);
177
                  else
178
                      axi awready s <= '0';
179
                      axi waddr mem s <= (others => '0');
180
                  end if:
             end if;
181
182
          end process;
183
          axi awready o <= axi awready s;
184
185
186
187
     -- Write data channel
188
189
          -- Implement axi wready generation
190
         process (reset s, axi clk i)
191
          begin
192
              -- En cas de reset
193
              if reset s = '1' then
194
                  -- Valeur par défaut
195
                 axi_wready_s <= '0';</pre>
196
                 axi_wdata_mem_s <= (others => '0');
197
                 axi wstrb mem s <= (others => '0');
198
             elsif rising_edge(axi clk i) then
199
                  -- Si les données d'écriture est valide
200
                  if (axi wready s = '0' and axi wvalid i = '1') then
201
                     -- slave is ready to accept write data when
202
                      -- there is a valid write data
203
                      axi wready s <= '1';
204
```

```
axi wstrb mem s <= axi wstrb i((AXI DATA WIDTH/8)-1 downto 0);</pre>
206
207
208
209
                       -- Mémorisation des données à écrire en fonction du paramètre strobe
210
                       axi wdata mem s <= (others => '0');
211
                       if (axi wstrb i(0) = '1') then
213
                           axi wdata mem s(7 downto 0) <= axi wdata i(7 downto 0);
214
                       end if;
                       if (axi wstrb i(1) = '1') then
215
216
                           axi wdata mem s(15 downto 8) <= axi wdata i(15 downto 8);
217
                       end if;
218
                       if (axi wstrb i(2) = '1') then
219
                           axi wdata mem s(23 downto 16) <= axi wdata i(23 downto 16);
220
221
                       if (axi_wstrb_i(3) = '1') then
222
                           axi wdata mem s(31 downto 24) <= axi wdata i(31 downto 24);
223
                       end if;
224
225
                       -- Test sans la fonctionnalité strobe
226
                       -- axi wdata mem s <= axi wdata i;
227
228
                   else
229
                       axi wready s <= '0';
230
                       axi wdata mem s <= (others => '0');
231
                       axi wstrb mem s <= (others => '0');
232
233
                   end if;
234
              end if;
235
          end process;
236
237
          -- Met à jour la sortie
          axi wready o <= axi wready s;</pre>
238
239
240
241
          -- condition to write data : si on est prêt à écrire
242
          axi data wren s <= '1' when axi wready s = '1' else
243
                                '0';
244
245
246
          process (reset s, axi clk i)
247
               --number address to access 32 or 64 bits data
248
              variable int waddr v : natural;
249
          begin
250
              if reset s = '1' then
251
                   -- Valeur par défaut : RESET
252
                   registre test mem <= x"12345678";
253
                   registre_led_mem <= "0101010101";</pre>
                   registre_hex0_mem <= "1000000"
254
255
                   registre_hex1_mem <= "1111001";</pre>
256
                   registre hex2 mem <= "0100100";
                   registre_hex3 mem <= "0110000";</pre>
257
258
                   registre hex4 mem <= "0011001";</pre>
259
                   registre hex5 mem <= "0010010";</pre>
260
261
                                     <= "0000";
                   key irq mask
262
263
              elsif rising edge (axi clk i) then
264
                   -- Si une écriture est active
265
                   if axi_data_wren_s = '1' then
                       -- convertie l'adresse d'écriture en integer
266
267
                       int waddr v := to_integer(unsigned(axi waddr mem s));
268
                       case int waddr v is
269
                           -- offset 0 : constante
270
                           when 0 =>
271
                           -- offset 4 : registre de test
272
                           when 1
273
                               registre test mem <= axi wdata mem s;
```

-- Read axi wstrb i

205

```
275
                          -- offset 64 : leds
276
                          when 64
                                    =>
277
                              registre led mem <= axi wdata mem s(9 downto 0);
278
279
                          -- offset 130 : mask irq key
280
                          when 130
                                   =>
281
                              key irq mask <= axi wdata mem s(3 downto 0);
282
283
                          -- offset 256 - 276 : afficheur 7 seg
284
                          when 256 =>
285
                              registre hex0 mem <= axi wdata mem s(6 downto 0);
286
                          when 260 =>
287
                              registre hex1 mem <= axi wdata mem s(6 downto 0);
                          when 264 =>
288
289
                              registre hex2 mem <= axi wdata mem s(6 downto 0);
290
                          when 268
                                    =>
291
                              registre hex3 mem <= axi wdata mem s(6 downto 0);</pre>
292
                          when 272 =>
293
                             registre hex4 mem <= axi wdata mem s(6 downto 0);
294
                          when 276 =>
295
                              registre hex5 mem <= axi wdata mem s(6 downto 0);
296
297
298
                          when others => null;
299
                      end case;
300
                  end if;
              end if;
301
302
          end process;
303
304
305
      ______
306
     -- Write response channel
307
308
          process (reset s, axi clk i)
309
          begin
              -- En cas de reset
310
311
              if reset s = '1' then
312
                  -- Valeur par défaut
313
                  axi_bresp_s <= "00";</pre>
314
                  axi bvalid s
                               <= '0';
315
              elsif rising edge (axi clk i) then
316
                  -- Si le master est pret à lire la réponse
317
                  if (axi bvalid s = '0' and axi bready i = '1') then
                      -- slave is ready to accept write data when
318
319
                      -- there is a valid write data
320
                      axi bvalid s <= '1';
321
                      -- Write response
                      axi bresp s <= "00";</pre>
322
323
                  else
324
                      axi bvalid s <= '0';</pre>
325
                      axi bresp s <= "--";
326
327
                  end if;
328
             end if;
329
          end process;
330
          -- Met à jours les sorties
331
          axi bresp o <= axi bresp s;
332
          axi bvalid o <= axi bvalid s;
333
334
335
336
337
      -- Read address channel
338
339
          process (reset_s, axi_clk_i)
340
          begin
341
              -- en cas de reset
              if reset s = '1' then
342
```

274

```
343
                  -- valeur par défaut
344
                 axi arready s <= '0';</pre>
345
                 axi araddr mem s <= (others => '1');
346
              elsif rising edge(axi clk i) then
347
                  -- Si une adresse de lecture est valide
348
                  if axi arready s = '0' and axi arvalid i = '1' then
349
                      -- indicates that the slave has acceped the valid read address
350
                      axi arready s
                                     <= '1';
351
                      -- Read Address memorizing
352
                      axi araddr mem s <= axi araddr i(AXI ADDR WIDTH-1 downto ADDR LSB);
353
                      axi arready s
354
                                     <= '0';
355
                  end if;
356
              end if;
357
          end process;
358
          -- Met à jour la sortie
359
          axi arready o <= axi arready s;
360
361
      ______
362
      -- Read data channel
363
364
          -- Implement axi wready generation
365
          process (reset s, axi clk i)
366
          --number address to access 32 or 64 bits data
367
              variable int raddr v : natural;
368
          begin
369
370
              -- En cas de reset
              if reset s = '1' then
371
372
                  -- valeur par défaut
                  axi_rvalid s <= '0';</pre>
373
374
                  axi rdata mem s <= (others => '0');
                  axi rresp s <= "00";
375
376
                  irq_source <= "0000";</pre>
377
                  irq s <= '0';
378
379
380
              elsif rising_edge(axi clk i) then
381
                  -- Gestion des interruptions
382
                  if (key val save(^{\circ}) /= registre key mem(^{\circ}) and registre key mem(^{\circ}) = '0'
                  and key irq mask(0) = '0') then
383
                      irq_source(0) <= '1';</pre>
384
                      irq s <= '1';
                  elsif (key val save(1) /= registre key mem(1) and registre key mem(1) = '0'
385
                  and key irq mask(1) = '0') then
                      irq_source(1) <= '1';</pre>
386
387
                      irq s <= '1';
388
                  elsif (key val save(2) /= registre key mem(2) and registre key mem(2) = '0'
                  and key irq mask(2) = '0') then
389
                      irq_source(2) <= '1';</pre>
390
                      irq s <= '1';
391
                  elsif (key val save(3) /= registre key mem(3) and registre key mem(3) = '0'
                  and key irq mask(3) = '0') then
392
                      irq source(3) <= '1';</pre>
393
                      irq s <= '1';
394
395
                  -- Met à jour l'ancienne valeur des keys
396
                  key val save <= registre key mem;</pre>
397
398
                  -- Si une lecture est faite
399
                  if (axi_arready_s = '1' and axi_rvalid_s = '0') then
400
401
                      -- Pré-charge une lecture à 0
402
                      axi rdata mem s <= (others => '0');
403
404
                      -- slave is ready to accept write data when
405
                      -- there is a valid write data
406
                      axi rvalid s <= '1';
407
```

```
-- read Data go
409
                      int_raddr_v := to_integer(unsigned(axi_araddr_mem_s));
                      axi_rresp_s <= "00";
410
411
412
                      -- En fonction de l'adresse qu'on souhaite lire
413
                      case int raddr v is
                          -- Lecture de la constante
414
415
                          when 0 =>
416
                              axi rdata mem s <= registre cst mem;
417
                          -- Lecture du registre de test
418
                          when 1
                                   =>
419
                              axi rdata mem s <= registre test mem;
420
                           -- Lecture des leds
421
                          when 64 =>
422
                              axi rdata mem s(9 downto 0) <= registre led mem;
423
                           -- Lecture des keys
424
                          when 128 =>
425
                              axi rdata mem s(3 downto 0) <= registre key mem;
426
                           -- lecture de la source d'interruption et acquitement
427
                          when 129 =>
428
                               axi rdata mem s(3 downto 0) <= irq source;
429
                               irq s <= '0';
430
                               irq source <= "0000";</pre>
431
432
                           -- lecture des masque des irq
433
                          when 130 =>
434
                              axi rdata mem s(3 downto 0) <= key irq mask;
435
                           -- Lecture des switches
436
                          when 192
                                    =>
437
                              axi rdata mem s (9 downto 0) <= registre switch mem;
438
439
                          -- Lecture d'un afficheur 7 seg (256 - 276)
440
                          when 256 =>
441
                               axi rdata mem s(6 downto 0) <= registre hex0 mem;
442
                          when 260 =>
443
                              axi rdata mem s(6 downto 0) <= registre hex1 mem;
444
                           when 264 =>
445
                              axi rdata mem s(6 downto 0) <= registre hex2 mem;
446
                           when 268 =>
447
                              axi rdata mem s(6 downto 0) <= registre hex3 mem;
448
                           when 272 =>
449
                              axi rdata mem s(6 downto 0) <= registre hex4 mem;
450
                           when 276 =>
451
                               axi rdata mem s(6 downto 0) <= registre hex5 mem;
452
453
454
                          when others =>
                              axi rresp s <= "00";
455
456
                      end case;
457
458
                  else
459
                      axi rvalid s <= '0';
460
                      axi_rresp s <= "--";</pre>
461
462
                  end if;
463
              end if;
464
          end process;
465
466
          -- Mise à jour de la ligne l'interruption
467
          irq o <= irq s;</pre>
468
469
          -- Mise à jour de la validité de lecture
470
          axi rvalid_o <= axi_rvalid_s;</pre>
471
472
          -- Mise à jour des données lues
473
          axi rdata o <= axi rdata mem s;
474
475
          -- Mise à jour de la réponse de lecture
476
          axi rresp o <= axi rresp s;</pre>
```

408

```
477
478
479
                   -- Mise à jour des sorties
480
                  leds_o(9 downto 0) <= registre_led_mem;</pre>
481
                  hex0_o(6 downto 0)
hex1_o(6 downto 0)
hex2_o(6 downto 0)
hex3_o(6 downto 0)
hex4_o(6 downto 0)
hex4_o(6 downto 0)
hex5_o(6 downto 0)
<= registre_hex2_mem;
hex5_o(6 downto 0)
<= registre_hex4_mem;
hex5_o(6 downto 0)
<= registre_hex5_mem;</pre>
482
483
484
485
486
487
488
489
490
          end rtl;
491
```