

```

1  /*****
2  *
3  * HEIG-VD
4  * Haute Ecole d'Ingenierie et de Gestion du Canton de Vaud
5  * School of Business and Engineering in Canton de Vaud
6  *
7  * REDS Institute
8  * Reconfigurable Embedded Digital Systems
9  *
10 *
11 * File           : address_map_arm.h
12 * Author        : Sébastien Masle
13 * Date          : 16.02.2018
14 * Context       : SOCF class
15 *
16 *****/
17 * Brief: provides address values that exist in the system
18 *
19 *****/
20 * Modifications :
21 * Ver    Date      Engineer    Comments
22 * 0.0    16.02.2018 SMS         Initial version.
23 *
24 *****/
25 /
26 #define BOARD                "DE1-SoC"
27
28 /* Memory */
29 #define DDR_BASE              0x00000000
30 #define DDR_END               0x3FFFFFFF
31 #define A9_ONCHIP_BASE       0xFFFFF000
32 #define A9_ONCHIP_END        0xFFFFFFFF
33 #define SDRAM_BASE           0xC0000000
34 #define SDRAM_END            0xC3FFFFFF
35 #define FPGA_ONCHIP_BASE     0xC8000000
36 #define FPGA_ONCHIP_END      0xC803FFFF
37 #define FPGA_CHAR_BASE       0xC9000000
38 #define FPGA_CHAR_END        0xC9001FFF
39

```