```
// SPDX-License-Identifier: GPL-2.0+
     /*
 3
      * Copyright (C) 2012 Altera <www.altera.com>
 4
 5
     #include <dt-bindings/reset/altr,rst-mgr.h>
 7
8
9
         #address-cells = <1>;
10
         \#size-cells = <1>;
11
12
         aliases {
             serial0 = &uart0;
13
14
             serial1 = &uart1;
15
             timer0 = &timer0;
16
             timer1 = &timer1;
17
              timer2 = &timer2;
18
             timer3 = &timer3;
19
         } ;
20
21
         cpus {
22
              #address-cells = <1>;
23
              \#size-cells = <0>;
24
              enable-method = "altr, socfpga-smp";
25
26
             cpu0: cpu@0 {
27
                  compatible = "arm, cortex-a9";
                  device_type = "cpu";
28
29
                  reg = <0>;
30
                  next-level-cache = <&L2>;
31
             } ;
32
              cpul: cpu@1 {
                  compatible = "arm, cortex-a9";
33
                  device_type = "cpu";
34
                  reg = <1>;
35
36
                  next-level-cache = <&L2>;
37
              };
38
         };
39
40
         pmu: pmu@ff111000 {
             compatible = "arm, cortex-a9-pmu";
41
42
              interrupt-parent = <&intc>;
43
              interrupts = <0 176 4>, <0 177 4>;
44
              interrupt-affinity = <&cpu0>, <&cpu1>;
45
              reg = <0xff111000 0x1000>,
46
                    <0xff113000 0x1000>;
47
         };
48
49
         intc: intc@fffed000 {
50
              compatible = "arm, cortex-a9-gic";
51
              #interrupt-cells = <3>;
52
              interrupt-controller;
53
              reg = \langle 0xfffed000 0x1000 \rangle,
54
                    <0xfffec100 0x100>;
55
         };
56
57
         soc {
58
              #address-cells = <1>;
59
              \#size-cells = <1>;
             compatible = "simple-bus";
60
61
              device_type = "soc";
62
              interrupt-parent = <&intc>;
63
             ranges;
64
65
             amba {
66
                  compatible = "simple-bus";
67
                  #address-cells = <1>;
68
                  \#size-cells = <1>;
69
                  ranges;
```

```
71
                   pdma: pdma@ffe01000 {
                       compatible = "arm,pl330", "arm,primecell";
 72
 73
                       reg = <0xffe01000 0x1000>;
 74
                       interrupts = <0 104 4>,
 75
                                 <0 105 4>,
 76
                                 < 0 106 4>,
 77
                                 <0 107 4>,
 78
                                 <0 108 4>,
 79
                                 <0 109 4>,
 80
                                 <0 110 4>,
 81
                                 <0 111 4>;
                       \#dma-cells = <1>;
 82
 83
                       \#dma-channels = <8>;
                       \#dma-requests = <32>;
 84
                       clocks = <&14_main_clk>;
 85
                       clock-names = "apb_pclk";
 86
 87
                       resets = <&rst DMA RESET>;
 88
                       reset-names = "dma";
 89
                   };
 90
               } ;
 91
 92
               base fpga region {
                   compatible = "fpga-region";
 93
 94
                   fpga-mgr = <&fpgamgr0>;
 95
 96
                   \#address-cells = <0x1>;
 97
                   \#size-cells = <0x1>;
 98
               };
 99
100
               can0: can@ffc00000 {
101
                   compatible = "bosch,d can";
102
                   reg = <0xffc00000 0x1000>;
103
                   interrupts = <0 131 4>, <0 132 4>, <0 133 4>, <0 134 4>;
104
                   clocks = <&can0 clk>;
105
                   resets = <&rst CANO RESET>;
106
                   status = "disabled";
107
               };
108
109
               can1: can@ffc01000 {
110
                   compatible = "bosch,d can";
111
                   reg = <0xffc01000 0x1000>;
112
                   interrupts = <0 135 4>, <0 136 4>, <0 137 4>, <0 138 4>;
113
                   clocks = <&can1 clk>;
114
                   resets = <&rst CAN1 RESET>;
115
                   status = "disabled";
116
               };
117
118
               clkmgr@ffd04000 {
119
                       compatible = "altr,clk-mgr";
120
                       reg = <0xffd04000 0x1000>;
121
122
                       clocks {
123
                            #address-cells = <1>;
124
                            \#size-cells = <0>;
125
126
                            osc1: osc1 {
127
                                \#clock-cells = <0>;
128
                                compatible = "fixed-clock";
129
                            };
130
131
                            osc2: osc2 {
132
                                \#clock-cells = <0>;
133
                                compatible = "fixed-clock";
134
                            };
135
136
                            f2s_periph_ref_clk: f2s_periph_ref_clk {
137
                                \#clock-cells = <0>;
                                compatible = "fixed-clock";
138
```

```
139
                            };
140
141
                            f2s sdram ref clk: f2s sdram ref clk {
142
                                \#clock-cells = <0>;
143
                                compatible = "fixed-clock";
144
                            };
145
146
                            main pll: main pll@40 {
147
                                #address-cells = <1>;
148
                                \#size-cells = <0>;
149
                                \#clock-cells = <0>;
                                compatible = "altr,socfpga-pll-clock";
150
1.51
                                clocks = < & osc1>;
152
                                reg = <0x40>;
153
                                mpuclk: mpuclk@48 {
154
                                     \#clock-cells = <0>;
155
156
                                     compatible = "altr, socfpga-perip-clk";
157
                                     clocks = <&main pll>;
158
                                     div-reg = <0xe0 0 9>;
159
                                     reg = <0x48>;
160
                                };
161
162
                                mainclk: mainclk@4c {
163
                                     \#clock-cells = <0>;
                                     compatible = "altr, socfpga-perip-clk";
164
                                     clocks = <&main pll>;
165
166
                                     div-reg = <0xe4 0 9>;
167
                                     reg = \langle 0x4C \rangle;
168
                                };
169
170
                                dbg base clk: dbg base clk@50 {
171
                                     \#clock-cells = <0>;
                                     compatible = "altr,socfpga-perip-clk";
172
173
                                     clocks = <&main pll>, <&osc1>;
                                     div-reg = <0xe809>;
174
175
                                     reg = <0x50>;
176
                                };
177
178
                                main qspi clk: main qspi clk@54 {
179
                                     \#clock-cells = <0>;
180
                                     compatible = "altr, socfpga-perip-clk";
181
                                     clocks = <&main pll>;
182
                                     reg = <0x54>;
183
                                };
184
185
                                main nand sdmmc clk: main nand sdmmc clk@58 {
186
                                     \#clock-cells = <0>;
187
                                     compatible = "altr, socfpga-perip-clk";
188
                                     clocks = <&main pll>;
189
                                     reg = <0x58>;
190
191
192
                                cfg h2f usr0 clk: cfg h2f usr0 clk@5c {
193
                                     \#clock-cells = <0>;
194
                                     compatible = "altr,socfpga-perip-clk";
195
                                     clocks = <&main pll>;
196
                                     reg = \langle 0x5C \rangle;
197
                                };
198
                            };
199
200
                            periph pll: periph pll@80 {
201
                                #address-cells = <1>;
202
                                \#size-cells = <0>;
203
                                \#clock-cells = <0>;
204
                                compatible = "altr,socfpga-pll-clock";
205
                                clocks = <&osc1>, <&osc2>, <&f2s_periph_ref_clk>;
206
                                reg = <0x80>;
207
```

```
208
                                emac0 clk: emac0 clk@88 {
209
                                    \#clock-cells = <0>;
210
                                    compatible = "altr, socfpga-perip-clk";
211
                                    clocks = <&periph pll>;
212
                                    reg = <0x88>;
213
                                };
214
215
                                emac1 clk: emac1 clk@8c {
216
                                    \#clock-cells = <0>;
217
                                    compatible = "altr, socfpga-perip-clk";
218
                                    clocks = <&periph pll>;
219
                                    req = <0x8C>;
220
                                };
221
222
                                per qspi clk: per qsi clk@90 {
223
                                    \#clock-cells = <0>;
                                    compatible = "altr,socfpga-perip-clk";
224
225
                                    clocks = <&periph pll>;
226
                                    reg = <0x90>;
227
228
229
                                per nand mmc clk: per nand mmc clk@94 {
230
                                    \#clock-cells = <0>;
231
                                    compatible = "altr, socfpga-perip-clk";
232
                                    clocks = <&periph pll>;
233
                                    reg = <0x94>;
234
                                };
235
236
                                per_base_clk: per_base_clk@98 {
237
                                    \#clock-cells = <0>;
238
                                    compatible = "altr, socfpga-perip-clk";
239
                                    clocks = <&periph_pll>;
240
                                    req = <0x98>;
241
                                };
242
243
                                h2f usr1 clk: h2f usr1 clk@9c {
244
                                    \#clock-cells = <0>;
245
                                    compatible = "altr, socfpga-perip-clk";
246
                                    clocks = <&periph pll>;
247
                                    reg = \langle 0x9C \rangle;
248
                                };
249
                            };
250
251
                            sdram pll: sdram pll@c0 {
252
                                #address-cells = <1>;
253
                                \#size-cells = <0>;
254
                                \#clock-cells = <0>;
255
                                compatible = "altr, socfpga-pll-clock";
256
                                clocks = <&osc1>, <&osc2>, <&f2s sdram ref clk>;
257
                                reg = <0xC0>;
258
259
                                ddr dqs clk: ddr dqs clk@c8 {
260
                                    \#clock-cells = <0>;
                                    compatible = "altr,socfpga-perip-clk";
261
262
                                    clocks = <&sdram pll>;
263
                                    reg = <0xC8>;
264
                                };
265
266
                                ddr 2x dqs clk: ddr 2x dqs clk@cc {
267
                                    \#clock-cells = <0>;
268
                                    compatible = "altr, socfpga-perip-clk";
269
                                    clocks = <&sdram pll>;
270
                                    reg = <0xCC>;
271
                                };
272
                                ddr dq clk: ddr dq clk@d0 {
273
274
                                    \#clock-cells = <0>;
                                    compatible = "altr,socfpga-perip-clk";
275
276
                                    clocks = <&sdram pll>;
```

```
277
                                     req = \langle 0 \times D0 \rangle;
278
                                 };
279
280
                                 h2f usr2 clk: h2f usr2 clk@d4 {
281
                                      \#clock-cells = <0>;
282
                                     compatible = "altr, socfpga-perip-clk";
                                     clocks = <&sdram pll>;
283
284
                                     reg = \langle 0xD4 \rangle;
285
                                 };
286
                             };
287
288
                            mpu periph clk: mpu periph clk {
289
                                 \#clock-cells = <0>;
290
                                 compatible = "altr, socfpga-perip-clk";
291
                                 clocks = <&mpuclk>;
292
                                 fixed-divider = <4>;
293
                             };
294
295
                            mpu 12 ram clk: mpu 12 ram clk {
296
                                 \#clock-cells = <0>;
297
                                 compatible = "altr, socfpga-perip-clk";
298
                                 clocks = <&mpuclk>;
299
                                 fixed-divider = <2>;
300
                             } ;
301
302
                            14 main clk: 14 main clk {
303
                                 \#clock-cells = <0>;
304
                                 compatible = "altr, socfpga-gate-clk";
305
                                 clocks = <&mainclk>;
306
                                 clk-gate = <0x60 0>;
307
                             };
308
309
                             13 main clk: 13 main clk {
                                 \#clock-cells = <0>;
310
311
                                 compatible = "altr, socfpga-perip-clk";
312
                                 clocks = <&mainclk>;
313
                                 fixed-divider = <1>;
314
                             };
315
316
                             13 mp clk: 13 mp clk {
317
                                 \#clock-cells = <0>;
318
                                 compatible = "altr, socfpga-gate-clk";
319
                                 clocks = <&mainclk>;
320
                                 div-req = <0x64 \ 0 \ 2>;
321
                                 clk-gate = <0x60 1>;
322
                             };
323
324
                             13 sp clk: 13 sp clk {
325
                                 \#clock-cells = <0>;
326
                                 compatible = "altr, socfpga-gate-clk";
327
                                 clocks = < &13 mp clk>;
328
                                 div-reg = <0x64 2 2>;
329
                             };
330
331
                             14 mp clk: 14 mp clk {
332
                                 \#clock-cells = <0>;
333
                                 compatible = "altr, socfpga-gate-clk";
334
                                 clocks = <&mainclk>, <&per base clk>;
335
                                 div-reg = <0x64 4 3>;
336
                                 clk-gate = <0x60 2>;
337
                            };
338
339
                             14 sp clk: 14 sp clk {
340
                                 \#clock-cells = <0>;
341
                                 compatible = "altr, socfpga-gate-clk";
342
                                 clocks = <&mainclk>, <&per base clk>;
343
                                 div-reg = <0x64 7 3>;
344
                                 clk-gate = <0x60 3>;
345
                             };
```

```
347
                            dbg at clk: dbg at clk {
348
                                 \#clock-cells = <0>;
349
                                compatible = "altr, socfpga-gate-clk";
350
                                clocks = <&dbg base clk>;
351
                                div-reg = <0x68 \ 0 \ 2>;
352
                                clk-gate = <0x60 4>;
353
                            };
354
355
                            dbg clk: dbg clk {
356
                                 \#clock-cells = <0>;
                                compatible = "altr, socfpga-gate-clk";
357
358
                                clocks = <&dbg at clk>;
359
                                div-req = <0x68 2 2>;
360
                                clk-gate = <0x60 5>;
361
                            };
362
363
                            dbg_trace_clk: dbg_trace_clk {
364
                                 \#clock-cells = <0>;
365
                                compatible = "altr, socfpga-gate-clk";
366
                                clocks = <&dbg base clk>;
367
                                div-reg = <0x6C \ 0 \ 3>;
368
                                clk-gate = <0x60 6>;
369
                            } ;
370
371
                            dbg timer clk: dbg timer clk {
372
                                 \#clock-cells = <0>;
                                compatible = "altr,socfpga-gate-clk";
373
374
                                clocks = <&dbg base clk>;
375
                                clk-gate = <0x60 7>;
376
                            };
377
378
                            cfg clk: cfg clk {
                                 \#clock-cells = <0>;
379
380
                                compatible = "altr, socfpga-gate-clk";
381
                                clocks = <&cfg h2f usr0 clk>;
382
                                clk-gate = <0x60 8>;
383
                            };
384
385
                            h2f user0 clk: h2f user0 clk {
386
                                 \#clock-cells = <0>;
387
                                compatible = "altr, socfpga-gate-clk";
388
                                clocks = <&cfg h2f usr0 clk>;
389
                                clk-gate = <0x60 9>;
390
                            };
391
392
                            emac 0 clk: emac 0 clk {
393
                                 \#clock-cells = <0>;
394
                                compatible = "altr, socfpga-gate-clk";
395
                                clocks = <&emac0_clk>;
396
                                clk-gate = <0xa0^-0>;
397
                            };
398
399
                            emac 1 clk: emac 1 clk {
400
                                 \#clock-cells = <0>;
401
                                compatible = "altr, socfpga-gate-clk";
402
                                clocks = <&emac1 clk>;
403
                                clk-gate = <0xa0^{-}1>;
404
                            };
405
406
                            usb_mp_clk: usb_mp_clk {
407
                                 \#clock-cells = <0>;
408
                                compatible = "altr, socfpga-gate-clk";
409
                                clocks = <&per base clk>;
410
                                clk-gate = <0xa0 2>;
411
                                div-reg = <0xa4 \ 0 \ 3>;
412
                            };
413
414
                            spi m clk: spi m clk {
```

346

```
415
                                \#clock-cells = <0>;
416
                                compatible = "altr, socfpga-gate-clk";
417
                                clocks = <&per base clk>;
418
                                clk-qate = <0xa0 3>;
419
                                div-reg = <0xa4 3 3>;
420
                            };
421
422
                            can0 clk: can0 clk {
423
                                \#clock-cells = <0>;
                                compatible = "altr, socfpga-gate-clk";
424
425
                                clocks = <&per base clk>;
426
                                clk-qate = <0xa0 4>;
427
                                div-reg = <0xa4 6 3>;
428
                            };
429
430
                            can1 clk: can1 clk {
431
                                \#clock-cells = <0>;
432
                                compatible = "altr, socfpga-gate-clk";
433
                                clocks = <&per base clk>;
434
                                clk-gate = <0xa0 5>;
435
                                div-reg = <0xa4 9 3>;
436
                            };
437
438
                            gpio_db_clk: gpio_db_clk {
439
                                \#clock-cells = <0>;
                                compatible = "altr, socfpga-gate-clk";
440
441
                                clocks = <&per base clk>;
442
                                clk-gate = <0xa0 6>;
443
                                div-reg = <0xa8 \ 0 \ 24>;
444
                            };
445
446
                           h2f user1 clk: h2f user1 clk {
447
                                \#clock-cells = <0>;
448
                                compatible = "altr, socfpga-gate-clk";
449
                                clocks = <&h2f usr1 clk>;
450
                                clk-gate = <0xa0 7>;
451
                            };
452
453
                            sdmmc_clk: sdmmc_clk {
454
                                \#clock-cells = <0>;
455
                                compatible = "altr, socfpga-gate-clk";
456
                                clocks = <&f2s periph ref clk>, <&main nand sdmmc clk>,
                                <&per nand mmc clk>;
457
                                clk-qate = <0xa0 8>;
458
                                clk-phase = <0 135>;
459
                            };
460
461
                            sdmmc clk divided: sdmmc clk divided {
462
                                \#clock-cells = <0>;
463
                                compatible = "altr,socfpga-gate-clk";
464
                                clocks = <&sdmmc clk>;
465
                                clk-gate = <0xa0 8>;
466
                                fixed-divider = <4>;
467
                            };
468
469
                            nand_x_clk: nand_x_clk {
470
                                \#clock-cells = <0>;
471
                                compatible = "altr, socfpga-gate-clk";
472
                                clocks = <&f2s periph ref clk>, <&main nand sdmmc clk>,
                                <&per_nand_mmc_clk>;
473
                                clk-gate = <0xa0 9>;
474
                            };
475
476
                            nand ecc clk: nand ecc clk {
477
                                \#clock-cells = <0>;
478
                                compatible = "altr, socfpga-gate-clk";
479
                                clocks = <&nand_x_clk>;
480
                                clk-gate = <0xa0 9>;
481
                            };
```

```
482
483
                           nand clk: nand clk {
484
                                \#clock-cells = <0>;
485
                                compatible = "altr, socfpga-gate-clk";
486
                                clocks = <&nand x clk>;
487
                                clk-gate = <0xa0 10>;
488
                                fixed-divider = <4>;
489
                            };
490
491
                            qspi clk: qspi clk {
492
                                \#clock-cells = <0>;
                                compatible = "altr, socfpga-gate-clk";
493
494
                                clocks = <&f2s periph ref clk>, <&main qspi clk>,
                                <&per qspi clk>;
495
                                clk-gate = <0xa0 11>;
496
                            };
497
498
                            ddr dqs clk gate: ddr dqs clk gate {
499
                                \#clock-cells = <0>;
500
                                compatible = "altr, socfpga-gate-clk";
501
                                clocks = <&ddr dqs clk>;
502
                                clk-gate = <0xd8 0>;
503
                            };
504
505
                            ddr 2x dqs clk gate: ddr 2x dqs clk gate {
506
                                \#clock-cells = <0>;
507
                                compatible = "altr, socfpga-gate-clk";
508
                                clocks = <&ddr_2x_dqs_clk>;
509
                                clk-gate = <0xd8 1>;
510
                            };
511
512
                            ddr dq clk gate: ddr dq clk gate {
513
                                \#clock-cells = <0>;
514
                                compatible = "altr, socfpga-gate-clk";
515
                                clocks = <&ddr dq clk>;
516
                                clk-gate = <0xd8 2>;
517
                            };
518
519
                           h2f_user2_clk: h2f_user2_clk {
520
                                \#clock-cells = <0>;
521
                                compatible = "altr, socfpga-gate-clk";
522
                                clocks = <&h2f usr2 clk>;
523
                                clk-gate = <0xd8 3>;
524
                            };
525
526
                       } ;
527
               };
528
529
               fpga_bridge0: fpga_bridge@ff200000 {
                   compatible = "altr, socfpga-lwhps2fpga-bridge";
530
531
                   reg = <0xff200000 0x200000>;
532
                   resets = <&rst LWHPS2FPGA RESET>;
533
                   clocks = <&l4 main clk>;
534
535
536
               fpga_bridge1: fpga_bridge@ff500000 {
537
                   compatible = "altr, socfpga-hps2fpga-bridge";
538
                   reg = <0xff500000 0x10000>;
539
                   resets = <&rst HPS2FPGA RESET>;
540
                   clocks = <&14 main clk>;
541
               };
542
543
               fpgamgr0: fpgamgr@ff706000 {
544
                   compatible = "altr, socfpga-fpga-mgr";
545
                   reg = <0xff706000 0x1000
546
                          0xffb90000 0x4>;
                   interrupts = <0 175 4>;
547
548
               };
549
```

```
550
               gmac0: ethernet@ff700000 {
551
                   compatible = "altr,socfpga-stmmac", "snps,dwmac-3.70a", "snps,dwmac";
552
                   altr, sysmgr-syscon = <&sysmgr 0x60 0>;
553
                   reg = \langle 0xff700000 0x2000 \rangle;
554
                   interrupts = <0 115 4>;
555
                   interrupt-names = "macirq";
556
                   mac-address = [00 00 00 00 00];/* Filled in by U-Boot */
557
                   clocks = <&emac 0 clk>;
558
                   clock-names = "stmmaceth";
559
                   resets = <&rst EMACO RESET>;
                   reset-names = "stmmaceth";
560
                   snps,multicast-filter-bins = <256>;
561
562
                   snps,perfect-filter-entries = <128>;
563
                   tx-fifo-depth = <4096>;
564
                   rx-fifo-depth = <4096>;
565
                   status = "disabled";
566
               };
567
568
               gmac1: ethernet@ff702000 {
569
                   compatible = "altr,socfpga-stmmac", "snps,dwmac-3.70a", "snps,dwmac";
570
                   altr, sysmgr-syscon = <&sysmgr 0x60 2>;
571
                   reg = \langle 0xff702000 0x2000 \rangle;
572
                   interrupts = <0 120 4>;
573
                   interrupt-names = "macirq";
                   mac-address = [00 00 00 00 00 00];/* Filled in by U-Boot */
574
575
                   clocks = <&emac 1 clk>;
576
                   clock-names = "stmmaceth";
577
                   resets = <&rst EMAC1 RESET>;
578
                   reset-names = "stmmaceth";
579
                   snps,multicast-filter-bins = <256>;
580
                   snps,perfect-filter-entries = <128>;
581
                   tx-fifo-depth = <4096>;
582
                   rx-fifo-depth = <4096>;
583
                   status = "disabled";
584
              };
585
586
               gpio0: gpio@ff708000 {
587
                   #address-cells = <1>;
588
                   \#size-cells = <0>;
589
                   compatible = "snps,dw-apb-gpio";
590
                   reg = <0xff708000 0x1000>;
591
                   clocks = < &14 mp clk>;
592
                   resets = <&rst GPIO0 RESET>;
593
                   status = "disabled";
594
595
                   porta: gpio-controller@0 {
596
                       compatible = "snps,dw-apb-gpio-port";
597
                       gpio-controller;
598
                       \#gpio-cells = <2>;
                       snps, nr-gpios = <29>;
599
600
                       reg = <0>;
601
                       interrupt-controller;
602
                       #interrupt-cells = <2>;
603
                       interrupts = <0 164 4>;
604
                   };
605
               } ;
606
607
               gpio1: gpio@ff709000 {
608
                   #address-cells = <1>;
609
                   \#size-cells = <0>;
                   compatible = "snps,dw-apb-gpio";
610
611
                   reg = <0xff709000 0x1000>;
612
                   clocks = < &14 mp clk>;
613
                   resets = <&rst GPIO1 RESET>;
614
                   status = "disabled";
615
616
                   portb: gpio-controller@0 {
617
                       compatible = "snps,dw-apb-gpio-port";
618
                       gpio-controller;
```

```
619
                        \#qpio-cells = \langle 2 \rangle;
620
                       snps, nr-gpios = <29>;
621
                       reg = <0>;
622
                       interrupt-controller;
623
                        #interrupt-cells = <2>;
624
                       interrupts = <0 165 4>;
625
                   } ;
626
               };
627
628
               gpio2: gpio@ff70a000 {
629
                   #address-cells = <1>;
630
                   \#size-cells = <0>;
631
                   compatible = "snps,dw-apb-gpio";
                   reg = <0xff70a000 0x1000>;
632
633
                   clocks = < &14 mp clk>;
634
                   resets = <&rst GPIO2 RESET>;
635
                   status = "disabled";
636
637
                   portc: gpio-controller@0 {
638
                       compatible = "snps,dw-apb-gpio-port";
639
                       gpio-controller;
640
                       \#gpio-cells = \langle 2 \rangle;
641
                       snps, nr-gpios = <27>;
                       reg = <0>;
642
643
                       interrupt-controller;
644
                        #interrupt-cells = <2>;
645
                       interrupts = <0 166 4>;
646
                   } ;
647
               };
648
649
               i2c0: i2c@ffc04000 {
650
                   #address-cells = <1>;
651
                   \#size-cells = <0>;
                   compatible = "snps,designware-i2c";
652
                   reg = <0xffc04000 0x1000>;
653
654
                   resets = <&rst I2C0 RESET>;
655
                   clocks = < &14 sp clk>;
656
                   interrupts = <0 158 0x4>;
657
                   status = "disabled";
658
              };
659
660
               i2c1: i2c@ffc05000 {
661
                   #address-cells = <1>;
662
                   \#size-cells = <0>;
663
                   compatible = "snps, designware-i2c";
664
                   reg = <0xffc05000 0x1000>;
665
                   resets = <&rst I2C1 RESET>;
666
                   clocks = < &14 sp clk>;
667
                   interrupts = <0 159 0x4>;
668
                   status = "disabled";
669
               };
670
671
               i2c2: i2c@ffc06000 {
672
                   #address-cells = <1>;
673
                   \#size-cells = <0>;
674
                   compatible = "snps,designware-i2c";
                   reg = <0xffc06000 0x1000>;
675
676
                   resets = <&rst I2C2 RESET>;
677
                   clocks = < &14 sp clk>;
678
                   interrupts = <0 160 0x4>;
679
                   status = "disabled";
680
              };
681
682
               i2c3: i2c@ffc07000 {
683
                   #address-cells = <1>;
684
                   \#size-cells = <0>;
685
                   compatible = "snps,designware-i2c";
686
                   reg = <0xffc07000 0x1000>;
687
                   resets = <&rst I2C3 RESET>;
```

```
688
                   clocks = < &14 sp clk>;
689
                   interrupts = <0 \overline{1}61 0x4>;
690
                   status = "disabled";
691
               } ;
692
693
               eccmgr: eccmgr {
694
                   compatible = "altr, socfpga-ecc-manager";
695
                   #address-cells = <1>;
696
                   \#size-cells = <1>;
697
                   ranges;
698
699
                   12-ecc@ffd08140 {
700
                        compatible = "altr, socfpga-l2-ecc";
701
                        reg = <0xffd08140 0x4>;
702
                        interrupts = <0 36 1>, <0 37 1>;
703
                   };
704
705
                   ocram-ecc@ffd08144 {
                        compatible = "altr, socfpga-ocram-ecc";
706
707
                        reg = <0xffd08144 0x4>;
708
                        iram = <&ocram>;
709
                        interrupts = <0 178 1>, <0 179 1>;
710
                   };
711
               };
712
713
               L2: 12-cache@fffef000 {
714
                   compatible = "arm, pl310-cache";
715
                   reg = <0xfffef000 0x1000>;
                   interrupts = <0 38 0x04>;
716
717
                   cache-unified;
718
                   cache-level = \langle 2 \rangle;
719
                   arm, tag-latency = <1 1 1>;
720
                   arm, data-latency = <2 1 1>;
721
                   prefetch-data = <1>;
722
                   prefetch-instr = <1>;
723
                   arm, shared-override;
724
                   arm, double-linefill = <1>;
725
                   arm,double-linefill-incr = <0>;
726
                   arm, double-linefill-wrap = <1>;
727
                   arm,prefetch-drop = <0>;
728
                   arm, prefetch-offset = <7>;
729
               };
730
731
               13regs@0xff800000 {
                   compatible = "altr,13regs", "syscon";
732
733
                   reg = <0xff800000 0x1000>;
734
               } ;
735
736
               mmc: dwmmc0@ff704000 {
737
                   compatible = "altr, socfpga-dw-mshc";
738
                   reg = <0xff704000 0x1000>;
739
                   interrupts = <0 139 4>;
740
                   fifo-depth = \langle 0x400 \rangle;
741
                   #address-cells = <1>;
742
                   \#size-cells = <0>;
743
                   clocks = <&14 mp clk>, <&sdmmc clk divided>;
744
                   clock-names = "biu", "ciu";
745
                   resets = <&rst SDMMC RESET>;
746
                   status = "disabled";
747
               };
748
749
               nand0: nand@ff900000 {
750
                   \#address-cells = <0x1>;
751
                   \#size-cells = <0x0>;
752
                   compatible = "altr, socfpga-denali-nand";
753
                   reg = \langle 0xff900000 0x100000 \rangle,
754
                          <0xffb80000 0x10000>;
755
                   reg-names = "nand data", "denali reg";
756
                   interrupts = <0x0 0x90 0x4>;
```

```
757
                   clocks = <&nand clk>, <&nand x clk>, <&nand ecc clk>;
758
                   clock-names = "nand", "nand x", "ecc";
759
                   resets = <&rst NAND RESET>;
760
                   status = "disabled";
761
               };
762
763
               ocram: sram@ffff0000 {
764
                   compatible = "mmio-sram";
765
                   reg = <0xffff0000 0x10000>;
766
767
768
               qspi: spi@ff705000 {
769
                   compatible = "cdns,qspi-nor";
770
                   #address-cells = <1>;
771
                   \#size-cells = <0>;
772
                   reg = \langle 0xff705000 0x1000 \rangle,
773
                          <0xffa00000 0x1000>;
774
                   interrupts = <0 151 4>;
775
                   cdns, fifo-depth = <128>;
776
                   cdns, fifo-width = <4>;
777
                   cdns, trigger-address = <0x00000000>;
778
                   clocks = <&qspi clk>;
779
                   resets = <&rst QSPI RESET>;
780
                   status = "disabled";
781
               } ;
782
783
              rst: rstmgr@ffd05000 {
784
                   \#reset-cells = <1>;
                   compatible = "altr,rst-mgr";
785
786
                   reg = <0xffd05000 0x1000>;
787
                   altr, modrst-offset = <0x10>;
788
               };
789
790
               scu: snoop-control-unit@fffec000 {
791
                   compatible = "arm, cortex-a9-scu";
792
                   reg = \langle 0xfffec000 0x100 \rangle;
793
794
795
               sdr: sdr@ffc25000 {
796
                   compatible = "altr,sdr-ctl", "syscon";
797
                   reg = <0xffc25000 0x1000>;
798
                   resets = <&rst SDR RESET>;
799
               };
800
801
               sdramedac {
802
                   compatible = "altr,sdram-edac";
803
                   altr,sdr-syscon = <&sdr>;
804
                   interrupts = <0 39 4>;
805
               };
806
807
               spi0: spi@fff00000 {
808
                   compatible = "snps,dw-apb-ssi";
809
                   #address-cells = <1>;
810
                   \#size-cells = <0>;
811
                   reg = <0xfff00000 0x1000>;
812
                   interrupts = <0 154 4>;
813
                   num-cs = <4>;
814
                   clocks = <&spi m clk>;
815
                   resets = <&rst SPIMO RESET>;
816
                   status = "disabled";
817
              };
818
819
               spil: spi@fff01000 {
820
                   compatible = "snps,dw-apb-ssi";
821
                   #address-cells = <1>;
822
                   \#size-cells = <0>;
823
                   reg = <0xfff01000 0x1000>;
824
                   interrupts = <0 155 4>;
825
                   num-cs = <4>;
```

```
826
                                         clocks = <&spi m clk>;
827
                                          resets = <&rst SPIM1 RESET>;
828
                                          status = "disabled";
829
                                } ;
830
831
                                sysmgr: sysmgr@ffd08000 {
832
                                          compatible = "altr,sys-mgr", "syscon";
833
                                          reg = <0xffd08000 0x4000>;
834
835
                                /* Local timer */
837
                                timer@fffec600 {
                                          compatible = "arm, cortex-a9-twd-timer";
838
839
                                          reg = \langle 0xfffec600 0x100 \rangle;
840
                                          interrupts = \langle 1 \ 13 \ 0xf01 \rangle;
841
                                          clocks = <&mpu periph clk>;
842
                                };
843
844
                                timer0: timer0@ffc08000 {
845
                                         compatible = "snps,dw-apb-timer";
846
                                          interrupts = <0 167 4>;
847
                                         req = <0xffc08000 0x1000>;
848
                                         clocks = < &14 sp clk>;
849
                                         clock-names = "timer";
850
                                          resets = <&rst SPTIMER0 RESET>;
851
                                         reset-names = "timer";
852
                                };
853
854
                                timer1: timer1@ffc09000 {
855
                                         compatible = "snps,dw-apb-timer";
856
                                         interrupts = <0 168 4>;
857
                                         reg = <0xffc09000 0x1000>;
858
                                         clocks = < &14 sp clk>;
                                         clock-names = "timer";
859
860
                                         resets = <&rst SPTIMER1 RESET>;
                                          reset-names = "timer";
861
862
863
864
                                timer2: timer2@ffd00000 {
865
                                          compatible = "snps,dw-apb-timer";
866
                                          interrupts = <0 169 4>;
867
                                         reg = <0xffd00000 0x1000>;
868
                                         clocks = < & osc1>;
869
                                         clock-names = "timer";
                                         resets = <&rst OSC1TIMER0 RESET>;
870
871
                                         reset-names = "timer";
872
                                };
873
874
                                timer3: timer3@ffd01000 {
875
                                          compatible = "snps,dw-apb-timer";
876
                                          interrupts = <0 170 4>;
877
                                         reg = <0xffd01000 0x1000>;
878
                                          clocks = < clock = <
879
                                          clock-names = "timer";
880
                                          resets = <&rst OSC1TIMER1 RESET>;
881
                                          reset-names = "timer";
882
                                };
883
884
                                uart0: serial0@ffc02000 {
885
                                          compatible = "snps,dw-apb-uart";
886
                                          reg = <0xffc02000 0x1000>;
887
                                         interrupts = <0 162 4>;
888
                                         reg-shift = \langle 2 \rangle;
889
                                          reg-io-width = <4>;
890
                                          clocks = < &14 sp clk>;
891
                                          dmas = < pdma 28>,
                                                          <&pdma 29>;
892
                                          dma-names = "tx", "rx";
893
894
                                          resets = <&rst UARTO RESET>;
```

```
895
              };
896
897
               uart1: serial1@ffc03000 {
898
                   compatible = "snps,dw-apb-uart";
899
                   req = <0xffc03000 0x1000>;
                   interrupts = <0 163 4>;
900
901
                   reg-shift = <2>;
902
                   reg-io-width = <4>;
903
                   clocks = < &14 sp clk>;
904
                   dmas = \langle \&pdma 30 \rangle,
905
                          <&pdma 31>;
906
                   dma-names = "tx", "rx";
907
                   resets = <&rst UART1 RESET>;
908
               } ;
909
               usbphy0: usbphy {
910
911
                   #phy-cells = <0>;
                   compatible = "usb-nop-xceiv";
912
913
                   status = "okay";
914
              };
915
916
              usb0: usb@ffb00000 {
917
                   compatible = "snps,dwc2";
918
                   reg = <0xffb000000 0xffff>;
919
                   interrupts = <0 125 4>;
920
                   clocks = <&usb mp clk>;
921
                   clock-names = "otg";
922
                   resets = <&rst USB0 RESET>;
923
                   reset-names = "dwc2";
924
                   phys = <&usbphy0>;
925
                   phy-names = "usb2-phy";
926
                   status = "disabled";
927
              };
928
929
               usb1: usb@ffb40000 {
930
                   compatible = "snps,dwc2";
                   reg = <0xffb40000 0xffff>;
931
932
                   interrupts = <0 128 4>;
933
                   clocks = <&usb mp clk>;
                   clock-names = "otq";
934
935
                   resets = <&rst USB1 RESET>;
                   reset-names = "dwc2";
936
937
                   phys = <&usbphy0>;
                   phy-names = "usb2-phy";
938
                   status = "disabled";
939
940
              };
941
942
              watchdog0: watchdog@ffd02000 {
943
                   compatible = "snps,dw-wdt";
944
                   reg = <0xffd02000 0x1000>;
945
                   interrupts = <0 171 4>;
946
                   clocks = < & osc1>;
947
                   resets = <&rst L4WD0 RESET>;
948
                   status = "disabled";
949
              };
950
951
               watchdog1: watchdog@ffd03000 {
952
                   compatible = "snps,dw-wdt";
953
                   reg = <0xffd03000 0x1000>;
954
                   interrupts = <0 172 4>;
955
                   clocks = < & osc1>;
956
                   resets = <&rst L4WD1 RESET>;
957
                   status = "disabled";
958
               };
959
          };
960
      };
961
```