```
-- HEIG-VD, Haute Ecole d'Ingenierie et de Gestion du canton de Vaud
3
   -- Institut REDS, Reconfigurable & Embedded Digital Systems
4
    -- File : axi4lite_slave.vhd
-- Author : E. Messerli 27.07.2017
5
6
7
    -- Description : slave interface AXI (without burst)
   -- used for : SOCF lab
8
9
   10 -- Ver Date Auteur Description
11 -- 1.0 26.03.2019 EMI Adaptation du chablon pour les etudiants 12 -- 1.1 03.04.2020 ISS Complète le chablon pour le laboratoire 5
1.3
14
15
   library ieee;
16
       use ieee.std logic 1164.all;
17
       use ieee.numeric std.all;
18
19 entity axi4lite slave is
20
      generic (
21
          -- Users to add parameters here
22
23
           -- User parameters ends
24
25
           -- Width of S AXI data bus
26
           AXI DATA WIDTH : integer := 32; -- 32 or 64 bits
27
           -- Width of S AXI address bus
           AXI ADDR WIDTH : integer := 12
28
      );
29
30
       port (
31
          -- AXI4-Lite
          32
33
34
35
           -- Write Address Channel
           axi_awaddr_i : in std_logic_vector(AXI_ADDR_WIDTH-1 downto 0);
axi_awprot_i : in std_logic_vector( 2 downto 0); -- not used
axi_awvalid_i : in std_logic;
36
37
38
39
          axi_awready_o : out std_logic;
40
41
          -- Write Data Channel
          axi_wdata_i : in std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
42
          43
44
45
46
47
           -- Write Response Channel
           48
49
50
51
52
           -- Read Address Channel
53
           axi_araddr_i : in std_logic_vector(AXI_ADDR_WIDTH-1 downto 0);
54
           axi_arprot_i : in std_logic_vector( 2 downto 0); -- not used
axi_arvalid_i : in std_logic;
55
56
           axi arready o : out std logic;
57
58
           -- Read Data Channel
          59
60
61
62
63
64
           -- User input-output
65
           switch_i : in std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
66
                         : in std logic vector(AXI DATA WIDTH-1 downto 0);
           key_i
67
68
                         : out std logic vector(AXI DATA WIDTH-1 downto 0);
           leds o
69
```

```
: out std logic vector (AXI DATA WIDTH-1 downto 0);
 70
             hex0 o
 71
             hex1 o
                               : out std logic vector (AXI DATA WIDTH-1 downto 0);
                             : out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
: out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
: out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
 72
             hex2 o
             hex3 o
 73
              hex4 o
 74
 75
              hex5 o
                               : out std logic vector (AXI DATA WIDTH-1 downto 0);
 76
 77
 78
              -- Interruption
 79
              80
          );
 81
      end entity axi4lite slave;
 82
 83
      architecture rtl of axi4lite slave is
 84
 85
          signal reset s : std logic;
 86
 87
          -- local parameter for addressing 32 bit / 64 bits, cst: AXI DATA WIDTH
 88
          -- ADDR LSB is used for addressing word 32/64 bits registers/memories
 89
          -- ADDR LSB = 2 for 32 bits (n-1 \text{ downto } 2)
 90
          -- ADDR LSB = 3 for 64 bits (n-1 downto 3)
 91
          constant ADDR LSB
                                       : integer := (AXI DATA WIDTH/32) + 1;
 92
          ----- SIGNAUX AXI 4 LIGHT -----
 93
 94
 95
          --signal for the AXI slave
 96
          --intern signal for output
 97
          signal axi_awready_s : std_logic;
 98
          signal axi_arready_s : std_logic;
 99
          signal axi_wready_s : std_logic;
signal axi_rready_s : std_logic;
100
101
102
          103
104
105
106
107
          -- write enable
108
          signal axi data wren s
                                   : std logic;
109
110
           --intern signal for the axi interface
          signal axi_waddr_mem_s : std_logic_vector(AXI_ADDR_WIDTH-1 downto ADDR_LSB);
signal axi_araddr_mem_s : std_logic_vector(AXI_ADDR_WIDTH-1 downto ADDR_LSB);
111
112
113
          signal axi_wdata_mem_s : std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
signal axi_wstrb_mem_s : std_logic_vector((AXI_DATA_WIDTH/8)-1 downto 0);
114
115
          -- signal axi araddr mem s : std logic vector(AXI ADDR WIDTH-1 downto ADDR LSB);
116
117
          signal axi_bresp_s : std_logic_vector(1 downto 0);
signal axi_bvalid_s : std_logic;
118
119
120
121
122
          ----- SIGNAUX ENTREES / SORTIES ------
123
124
          constant registre cst mem : std logic vector(AXI DATA WIDTH-1 downto 0):=
          x"deedbeef";
          signal registre_test_mem : std_logic_vector(AXI_DATA_WIDTH-1 downto 0):=
          x"12345678";
126
127
          -- signal for registre input (switch / key)
          signal registre_switch_mem : std_logic_vector(9 downto 0) := (others => 'X');
128
129
          signal registre key mem : std logic vector(3 downto 0) := (others => 'X');
130
131
          -- signal for registre leds
132
          signal registre led mem
                                      : std logic vector(9 downto 0) := (others => 'X');
133
134
          -- signal for registre 7 seg
          signal registre_hex0_mem : std_logic_vector(6 downto 0) := (others => 'X');
signal registre_hex1_mem : std_logic_vector(6 downto 0) := (others => 'X');
135
136
```

```
137
          signal registre hex2 mem : std logic vector(6 downto 0) := (others => 'X');
         signal registre_hex3_mem : std_logic_vector(6 downto 0) := (others => 'X');
signal registre_hex4_mem : std_logic_vector(6 downto 0) := (others => 'X');
138
139
140
          signal registre hex5 mem : std logic vector(6 downto 0) := (others => 'X');
141
142
          ----- SIGNAUX GESTION IRQ -----
143
         signal irq_s : std_logic;
144
         145
146
         -- par défaut, toutes les irq actives
147
                              : std logic vector(3 downto 0) := (others => '0');
         signal key irq mask
148
149
     begin
150
151
           -- mise à jour des entrées
152
         reset s <= axi reset i;
153
154
         registre switch mem <= switch i(9 downto 0);
155
         registre key mem <= key i(3 downto 0);</pre>
156
157
158
159
160
     -- Write address channel
161
162
         process (reset s, axi clk i)
163
         begin
164
             -- En cas de reset
165
             if reset s = '1' then
166
                 -- Valeur par défaut
167
                 axi awready s <= '0';
168
                 axi waddr mem s <= (others => '0');
169
              elsif rising edge (axi clk i) then
                  -- Si une adresse d'écriture est valide
170
171
                  if (axi awready s = '0' and axi awvalid i = '1') then --and axi wvalid i =
                  '1') then modif EMI 10juil2018
172
                      -- slave is ready to accept write address when
173
                     -- there is a valid write address
174
                      axi awready s <= '1';
175
                     -- Write Address memorizing
176
                      axi waddr mem s <= axi awaddr i(AXI ADDR WIDTH-1 downto ADDR LSB);
177
                  else
178
                      axi awready s <= '0';
179
                      axi waddr mem s <= (others => '0');
180
                  end if:
             end if;
181
182
          end process;
183
          axi awready o <= axi awready s;
184
185
186
187
     -- Write data channel
188
189
          -- Implement axi wready generation
190
         process (reset s, axi clk i)
191
          begin
192
              -- En cas de reset
193
              if reset s = '1' then
194
                  -- Valeur par défaut
195
                 axi_wready_s <= '0';</pre>
196
                 axi_wdata_mem_s <= (others => '0');
197
                 axi wstrb mem s <= (others => '0');
198
             elsif rising_edge(axi clk i) then
199
                  -- Si les données d'écriture est valide
200
                  if (axi wready s = '0' and axi wvalid i = '1') then
201
                     -- slave is ready to accept write data when
202
                      -- there is a valid write data
203
                      axi wready s <= '1';
204
```

```
axi wstrb mem s <= axi wstrb i((AXI DATA WIDTH/8)-1 downto 0);</pre>
206
207
208
209
                       -- Mémorisation des données à écrire en fonction du paramètre strobe
210
                       axi wdata mem s <= (others => '0');
211
                       if (axi wstrb i(0) = '1') then
213
                           axi wdata mem s(7 downto 0) <= axi wdata i(7 downto 0);
214
                       end if;
                       if (axi wstrb i(1) = '1') then
215
216
                           axi wdata mem s(15 downto 8) <= axi wdata i(15 downto 8);
217
                       end if;
218
                       if (axi wstrb i(2) = '1') then
219
                           axi wdata mem s(23 downto 16) <= axi wdata i(23 downto 16);
220
221
                       if (axi_wstrb_i(3) = '1') then
222
                           axi wdata mem s(31 downto 24) <= axi wdata i(31 downto 24);
223
                       end if;
224
225
                       -- Test sans la fonctionnalité strobe
226
                       -- axi wdata mem s <= axi wdata i;
227
228
                   else
229
                       axi wready s <= '0';
230
                       axi wdata mem s <= (others => '0');
231
                       axi wstrb mem s <= (others => '0');
232
233
                   end if;
234
              end if;
235
          end process;
236
237
          -- Met à jour la sortie
          axi wready o <= axi wready s;</pre>
238
239
240
241
          -- condition to write data : si on est prêt à écrire
242
          axi data wren s <= '1' when axi wready s = '1' else
243
                               '0';
244
245
246
          process (reset s, axi clk i)
247
               --number address to access 32 or 64 bits data
248
              variable int waddr v : natural;
249
          begin
250
              if reset s = '1' then
251
                   -- Valeur par défaut : RESET
252
                   registre test mem <= x"12345678";
253
                   registre_led_mem <= "0101010101";</pre>
                   registre_hex0_mem <= "1000000"
254
255
                   registre_hex1_mem <= "1111001";</pre>
256
                  registre hex2 mem <= "0100100";
                  registre_hex3 mem <= "0110000";</pre>
257
258
                   registre hex4 mem <= "0011001";</pre>
259
                  registre hex5 mem <= "0010010";
260
261
                                     <= "0000";
                  key irq mask
262
263
              elsif rising edge (axi clk i) then
264
                   -- Si une écriture est active
265
                   if axi_data_wren_s = '1' then
                       -- convertie l'adresse d'écriture en integer
266
267
                       int waddr v := to_integer(unsigned(axi waddr mem s));
268
                       case int waddr v is
269
                           -- offset 0 : constante
270
                           when 0 =>
271
                           -- offset 4 : registre de test
272
                           when 1
273
                               registre test mem <= axi wdata mem s;
```

-- Read axi wstrb i

```
275
                          -- offset 64 : leds
276
                          when 64
                                    =>
277
                              registre led mem <= axi wdata mem s(9 downto 0);
278
279
                          -- offset 130 : mask irq key
280
                          when 130
                                   =>
281
                              key irq mask <= axi wdata mem s(3 downto 0);
282
283
                          -- offset 256 - 276 : afficheur 7 seg
284
                          when 256 =>
285
                              registre hex0 mem <= axi wdata mem s(6 downto 0);
286
                          when 260 =>
287
                              registre hex1 mem <= axi wdata mem s(6 downto 0);
                          when 264 =>
288
289
                              registre hex2 mem <= axi wdata mem s(6 downto 0);
290
                          when 268
                                    =>
291
                              registre hex3 mem <= axi wdata mem s(6 downto 0);</pre>
292
                          when 272 =>
293
                             registre hex4 mem <= axi wdata mem s(6 downto 0);
294
                          when 276 =>
295
                              registre hex5 mem <= axi wdata mem s(6 downto 0);
296
297
298
                          when others => null;
299
                      end case;
300
                  end if;
              end if;
301
302
          end process;
303
304
305
      ______
306
     -- Write response channel
307
308
          process (reset s, axi clk i)
309
          begin
              -- En cas de reset
310
311
              if reset s = '1' then
312
                  -- Valeur par défaut
313
                  axi_bresp_s <= "00";</pre>
314
                  axi bvalid s
                               <= '0';
315
              elsif rising edge (axi clk i) then
316
                  -- Si le master est pret à lire la réponse
317
                  if (axi bvalid s = '0' and axi bready i = '1') then
                      -- slave is ready to accept write data when
318
319
                      -- there is a valid write data
320
                      axi bvalid s <= '1';
321
                      -- Write response
                      axi bresp s <= "00";</pre>
322
323
                  else
324
                      axi bvalid s <= '0';</pre>
325
                      axi bresp s <= "--";
326
327
                  end if;
328
             end if;
329
          end process;
330
          -- Met à jours les sorties
331
          axi bresp o <= axi bresp s;
332
          axi bvalid o <= axi bvalid s;
333
334
335
336
337
      -- Read address channel
338
339
          process (reset_s, axi_clk_i)
340
          begin
341
              -- en cas de reset
              if reset s = '1' then
342
```

```
343
                  -- valeur par défaut
344
                 axi arready s <= '0';</pre>
345
                 axi araddr mem s <= (others => '1');
346
              elsif rising edge(axi clk i) then
347
                  -- Si une adresse de lecture est valide
348
                  if axi arready s = '0' and axi arvalid i = '1' then
349
                      -- indicates that the slave has acceped the valid read address
350
                      axi arready s
                                     <= '1';
351
                      -- Read Address memorizing
352
                      axi araddr mem s <= axi araddr i(AXI ADDR WIDTH-1 downto ADDR LSB);
353
                      axi arready s
354
                                     <= '0';
355
                  end if;
356
              end if;
357
          end process;
358
          -- Met à jour la sortie
359
          axi arready o <= axi arready s;
360
361
      ______
362
      -- Read data channel
363
364
          -- Implement axi wready generation
365
          process (reset s, axi clk i)
366
          --number address to access 32 or 64 bits data
367
              variable int raddr v : natural;
368
          begin
369
370
              -- En cas de reset
              if reset s = '1' then
371
372
                  -- valeur par défaut
                  axi_rvalid s <= '0';</pre>
373
374
                  axi rdata mem s <= (others => '0');
                  axi rresp s <= "00";
375
376
                  irq_source <= "0000";</pre>
377
                  irq s <= '0';
378
379
380
              elsif rising_edge(axi clk i) then
381
                  -- Gestion des interruptions
382
                  if (key val save(^{\circ}) /= registre key mem(^{\circ}) and registre key mem(^{\circ}) = '0'
                  and key irq mask(0) = '0') then
383
                      irq_source(0) <= '1';</pre>
384
                      irq s <= '1';
                  elsif (key val save(1) /= registre key mem(1) and registre key mem(1) = '0'
385
                  and key irq mask(1) = '0') then
                      irq_source(1) <= '1';</pre>
386
387
                      irq s <= '1';
388
                  elsif (key val save(2) /= registre key mem(2) and registre key mem(2) = '0'
                  and key irq mask(2) = '0') then
389
                      irq_source(2) <= '1';</pre>
390
                      irq s <= '1';
391
                  elsif (key val save(3) /= registre key mem(3) and registre key mem(3) = '0'
                  and key irq mask(3) = '0') then
392
                      irq source(3) <= '1';</pre>
393
                      irq s <= '1';
394
395
                  -- Met à jour l'ancienne valeur des keys
396
                  key val save <= registre key mem;</pre>
397
398
                  -- Si une lecture est faite
399
                  if (axi_arready_s = '1' and axi_rvalid_s = '0') then
400
401
                      -- Pré-charge une lecture à 0
402
                      axi rdata mem s <= (others => '0');
403
404
                      -- slave is ready to accept write data when
405
                      -- there is a valid write data
406
                      axi rvalid s <= '1';
407
```

```
-- read Data go
409
                      int_raddr_v := to_integer(unsigned(axi_araddr_mem_s));
                      axi_rresp_s <= "00";
410
411
412
                      -- En fonction de l'adresse qu'on souhaite lire
413
                      case int raddr v is
                          -- Lecture de la constante
414
415
                          when 0 =>
416
                              axi rdata mem s <= registre cst mem;
417
                          -- Lecture du registre de test
418
                          when 1
                                   =>
419
                              axi rdata mem s <= registre test mem;
420
                           -- Lecture des leds
421
                          when 64 =>
422
                              axi rdata mem s(9 downto 0) <= registre led mem;
423
                           -- Lecture des keys
424
                          when 128 =>
425
                              axi rdata mem s(3 downto 0) <= registre key mem;
426
                           -- lecture de la source d'interruption et acquitement
427
                          when 129 =>
428
                               axi rdata mem s(3 downto 0) <= irq source;
429
                               irq s <= '0';
430
                               irq source <= "0000";</pre>
431
432
                           -- lecture des masque des irq
433
                          when 130 =>
434
                              axi rdata mem s(3 downto 0) <= key irq mask;
435
                           -- Lecture des switches
436
                          when 192
                                    =>
437
                              axi rdata mem s (9 downto 0) <= registre switch mem;
438
439
                          -- Lecture d'un afficheur 7 seg (256 - 276)
440
                          when 256 =>
441
                               axi rdata mem s(6 downto 0) <= registre hex0 mem;
442
                          when 260 =>
443
                              axi rdata mem s(6 downto 0) <= registre hex1 mem;
444
                           when 264 =>
445
                              axi rdata mem s(6 downto 0) <= registre hex2 mem;
446
                           when 268 =>
447
                              axi rdata mem s(6 downto 0) <= registre hex3 mem;
448
                           when 272 =>
449
                              axi rdata mem s(6 downto 0) <= registre hex4 mem;
450
                           when 276 =>
451
                               axi rdata mem s(6 downto 0) <= registre hex5 mem;
452
453
454
                          when others =>
                              axi rresp s <= "00";
455
456
                      end case;
457
458
                  else
459
                      axi rvalid s <= '0';
460
                      axi_rresp s <= "--";</pre>
461
462
                  end if;
463
              end if;
464
          end process;
465
466
          -- Mise à jour de la ligne l'interruption
467
          irq o <= irq s;</pre>
468
469
          -- Mise à jour de la validité de lecture
470
          axi rvalid_o <= axi_rvalid_s;</pre>
471
472
          -- Mise à jour des données lues
473
          axi rdata o <= axi rdata mem s;
474
475
          -- Mise à jour de la réponse de lecture
476
          axi rresp o <= axi rresp s;</pre>
```

```
477
478
479
                   -- Mise à jour des sorties
480
                  leds_o(9 downto 0) <= registre_led_mem;</pre>
481
                  hex0_o(6 downto 0)
hex1_o(6 downto 0)
hex2_o(6 downto 0)
hex3_o(6 downto 0)
hex4_o(6 downto 0)
hex4_o(6 downto 0)
hex5_o(6 downto 0)
<= registre_hex2_mem;
hex5_o(6 downto 0)
<= registre_hex4_mem;
hex5_o(6 downto 0)
<= registre_hex5_mem;</pre>
482
483
484
485
486
487
488
489
490
          end rtl;
491
```

```
2
     -- HEIG-VD
 3
     -- Haute Ecole d'Ingenerie et de Gestion du Canton de Vaud
     -- School of Business and Engineering in Canton de Vaud
     ______
 6
    -- REDS Institute
 7
     -- Reconfigurable Embedded Digital Systems
 8
 9
                           : DE1_SoC_top.vhd
    -- File
10
     -- Author
11
                            : Sébastien Masle
     -- Date
12
                            : 17.01.2018
13
     --
14
     -- Context
                           : HPA
15
16
17
     -- Description : top design for DE1-SoC board
18
19
20
    -- Dependencies :
21
22
23
    -- Modifications :
    -- Ver Date Engineer Comments
24
    -- 0.0 17.01.2018 SMS
25
                                       Initial version.
26
27
28
     library ieee;
29
     use ieee.std logic 1164.all;
30
31
     entity DE1_SoC_top is
32
        port ( -- clock pins
33
                CLOCK 50 i : in std logic;
34
                CLOCK2 50 i : in std logic;
35
                CLOCK3 50 i : in std logic;
36
                CLOCK4 50 i : in std logic;
37
38
                -- ADC
               ADC_CS_N_o : out std_logic;
39
               ADC DIN o : out std_logic;
40
               ADC DOUT i : in std logic;
41
42
               ADC SCLK o : out std logic;
43
44
                -- Audio
45
               AUD ADCLRCK io : inout std logic;
46
               AUD ADCDAT i : in std logic;
               AUD DACLRCK io : inout std logic;
47
               AUD_DACDAT_o : out std_logic;
AUD_XCK_o : out std_logic;
AUD_BCLK_io : inout std_logic;
48
49
50
51
52
                -- SDRAM
53
               DRAM_ADDR_o : out std_logic_vector(12 downto 0);
54
               DRAM_BA_o : out std_logic_vector(1 downto 0);
55
               DRAM CAS N o : out std logic;
56
               DRAM CKE o : out std logic;
57
               DRAM CLK o : out std logic;
58
               DRAM CS N o : out std logic;
59
                DRAM DQ io : inout std logic vector(15 downto 0);
                DRAM_LDQM_o : out std_logic;
60
                DRAM_RAS_N_o : out std_logic;
61
                DRAM UDQM o : out std logic;
62
```

```
63
                   DRAM WE N o : out std logic;
 64
 65
                   --I2C Bus for Configuration of the Audio and Video-In Chips
 66
                   FPGA I2C SCLK o : out std logic;
 67
                   FPGA I2C SDAT io : inout std logic;
 68
                   -- 40-pin headers
 69
 70
                   GPIO 0 io : inout std logic vector(35 downto 0);
 71
                   GPIO 1 io : inout std logic vector(35 downto 0);
 72
 73
                   -- Seven Segment Displays
                   HEX0 o
 74
                                : out std logic vector(6 downto 0);
 7.5
                                 : out std logic vector(6 downto 0);
                   HEX1 o
 76
                                : out std logic vector(6 downto 0);
                   HEX2 o
                            : out std_logic_vector(6 downto 0);
: out std_logic_vector(6 downto 0);
: out std_logic_vector(6 downto 0);
 77
                   HEX3 o
 78
                   HEX4 o
 79
                   HEX5 o
 80
 81
                   -- TR
 82
                   IRDA RXD i : in std logic;
 83
                   IRDA TXD o : out std logic;
 84
 85
                   -- Pushbuttons
 86
                   KEY i
                                : in std logic vector(3 downto 0);
 87
                   -- LEDs
 88
 89
                   LEDR o
                                : out std logic vector (9 downto 0);
 90
 91
                   -- PS2 Ports
                   PS2 CLK io : inout std_logic;
 92
 93
                   PS2 DAT io : inout std_logic;
 94
                   PS2 CLK2 io : inout std logic;
 95
                  PS2 DAT2 io : inout std logic;
 96
 97
                   -- Slider Switches
 98
                   SW i
                              : in std logic vector(9 downto 0);
 99
100
                   -- Video-In
101
                   TD_CLK27_i : in std_logic;
                   TD_DATA_i : in std_logic_vector(7 downto 0);
TD_HS_i : in std_logic;
102
103
104
                   TD RESET N o : out std logic;
105
                   TD_VS_i : in std_logic;
106
107
                   -- VGA
108
                   VGA R o
                                 : out std logic vector(7 downto 0);
                                 : out std_logic_vector(7 downto 0);
109
                   VGA G o
                                  : out std_logic_vector(7 downto 0);
110
                   VGA B o
111
                  VGA CLK o
                                 : out std_logic;
                   VGA SYNC_N_o : out std_logic;
112
113
                   VGA BLANK N o : out std logic;
                  VGA_HS_o : out std_logic;
VGA_VS_o : out std_logic;
114
115
116
117
                   -- DDR3 SDRAM
118
                  HPS DDR3 ADDR o
                                         : out std logic vector(14 downto 0);
119
                  HPS DDR3 BA o
                                        : out std logic vector(2 downto 0);
                  . out std_logic;
HPS_DDR3_CK_N_o
HPS_DDR3_CK_P_o
HPS_DDR3_CS_N_o
HPS_DDR3_DM_o

. out std_logic;
cout std_logic;
cout std_logic;
cout std_logic;
120
121
122
123
124
125
                                        : out std logic vector(3 downto 0);
                 HPS_DDR3_DQ_io
                 HPS_DDR3_DQs_N_io : inout std_logic_vector(3 downto 0);
HPS_DDR3_DQS_N_io : inout std_logic_vector(3 downto 0);
126
127
                 HPS DDR3 DQS P io : inout std logic vector (3 downto 0);
128
                  129
130
                   HPS DDR3 RESET N o : out std logic;
131
```

```
132
133
134
135
                         -- Ethernet
                    --HPS_ENET_GTX_CLK_O : out std_logic;
--HPS_ENET_INT_N_iO : inout std_logic;
--HPS_ENET_MDC_O : out std_logic;
--HPS_ENET_MDIO_iO : inout std_logic;
--HPS_ENET_RX_CLK_i : in std_logic;
--HPS_ENET_RX_DATA_i : in std_logic_vector(3 downto 0);
--HPS_ENET_RX_DV_i : in std_logic;
--HPS_ENET_TX_DATA_O : out std_logic_vector(3 downto 0);
--HPS_ENET_TX_DATA_O : out std_logic_vector(3 downto 0);
136
                         --HPS_ENET_GTX_CLK_o : out std_logic;
137
138
139
140
141
142
143
                      --HPS_ENET_TX_EN_o : out std_logic;
144
145
146
                         -- Flash
                        --HPS_FLASH_DATA_io : inout std_logic_vector(3 downto 0);
--HPS_FLASH_DCLK_o : out std_logic;
--HPS_FLASH_NCSO_o : out std_logic;
147
148
149
150
151
                         -- Accelerometer
152
                         -- HPS GSENSOR INT io : inout std logic;
153
154
                         -- General Purpose I/O
155
                         --HPS_GPIO_io
                                                         : inout std logic vector(1 downto 0);
156
157
                         -- I2C
158
                         -- HPS I2C CONTROL io : inout std logic;
159
                        --HPS_I2C1_SCLK_io : inout std_logic;
                      --HPS_I2C1_SDAT_io : inout std_logic;
--HPS_I2C2_SCLK_io : inout std_logic;
--HPS_I2C2_SDAT_io : inout std_logic;
160
161
162
163
164
                        -- Pushbutton
165
                       HPS KEY io : inout std logic;
166
167
                         -- LED
                       HPS LED io : inout std logic;
168
169
170
                         -- SD Card
                        --HPS_SD_CLK_o : out std_logic;

--HPS_SD_CMD_io : inout std_logic;

--HPS_SD_DATA_io : inout std_logic_vector(3 downto 0);
171
172
173
174
175
                         -- SPI
176
                       --HPS SPIM CLK o
                                                      : out std logic;
                       --HPS_SPIM_MISO_i : in std_logic;
--HPS_SPIM_MOSI_o : out std_logic;
--HPS_SPIM_SS_io : inout std_logic;
177
178
179
180
181
                         -- UART
                        --HPS_UART_RX_i : in std_logic;
--HPS_UART_TX_o : out std_logic;
182
183
184
185
                     -- USB
--HPS_CONV_USB_N_io : inout std_logic;
--HPS_USB_CLKOUT_i : in std_logic;
--HPS_USB_DATA_io : inout std_logic_vector(7 downto 0);
--HPS_USB_DIR_i : in std_logic;
--HPS_USB_NXT_i : in std_logic;
--HPS_USB_STP_o : out std_logic;
                       -- USB
186
187
188
189
190
191
192
193
                         -- LTC connector
194
                         -- HPS LTC GPIO io : inout std logic;
195
                         -- FAN
196
197
                         FAN CTRL o : out std logic
198
                         );
199
       end DE1 SoC top;
200
```

```
architecture top of DE1 SoC top is
201
202
203
          component qsys_system is
204
             port (
205
206
                 -- FPGA Side
207
208
                 -- Global signals
209
                                                : in std logic
210
                 clk clk
                                                                                       :=
                 'X';
                                 -- clk
211
212
                 _____
213
                 -- HPS Side
214
                  _____
215
                 -- DDR3 SDRAM
                                                         std logic vector (14 downto
216
                 memory mem a
                                                 : out
                                        -- mem a
                 0);
217
                 memory_mem ba
                                                 : out
                                                         std logic vector (2 downto
                 0);
                                        -- mem ba
218
                 memory mem ck
                                                 : out
                 std logic;
                                                                   -- mem ck
219
                 memory mem ck n
                                                 : out
                 std logic;
                                                                   -- mem ck n
220
                 memory mem cke
                                                 : out
                 std logic;
                                                                   -- mem cke
221
                 memory mem cs n
                                                 : out
                 std logic;
                                                                   -- mem cs n
222
                 memory mem ras n
                                                 : out
                 std logic;
                                                                   -- mem ras n
223
                 memory mem cas n
                                                 : out
                 std logic;
                                                                   -- mem cas n
224
                 memory mem we n
                                                 : out
                                                                   -- mem we n
                 std logic;
225
                 memory_mem_reset_n
                                                 : out
                 std logic;
                                                                   -- mem reset_n
                                                 : inout std logic vector(31 downto 0) :=
226
                 memory mem dq
                  (others => 'X'); -- mem dq
227
                 {\tt memory\_mem\_dqs}
                                                 : inout std logic vector(3 downto 0) :=
                 (others => 'X'); -- mem dqs
228
                 memory_mem_dqs_n
                                                 : inout std logic vector(3 downto 0) :=
                 (others => 'X'); -- mem dqs n
229
                 memory mem odt
                                                 : out
                 std logic;
                                                                   -- mem odt
230
                 memory mem dm
                                                 : out
                                                         std logic vector(3 downto
                                         -- mem dm
                 0);
231
                                                 : in
                                                         std logic
                 memory oct rzqin
                                                                                       :=
                                  -- oct rzqin
                 'X';
232
                                                                 std logic vector (31 downto
233
                     conduit_export_switch_i
                                                         : in
                     0) := (others => 'X'); -- switch i
234
                     conduit export key i
                                                         : in
                                                                 std logic vector (31 downto
                     0) := (others => 'X'); -- key i
235
236
                     conduit export leds o
                                                                 std logic vector (31 downto
                                                         : out
                     0);
                                            -- leds o
237
238
                     conduit export hex0 o
                                                         : out
                                                                 std logic vector(31 downto
                                            -- hex0 o
                     0);
239
                     conduit export hex1 o
                                                         : out
                                                                 std logic vector (31 downto
                                            -- hex1 o
                     0);
240
                     conduit export hex2 o
                                                         : out
                                                                 std logic vector (31 downto
                                            -- hex2_o
                     0);
241
                                                                 std logic vector (31 downto
                     conduit export hex3 o
                                                         : out
                                            -- hex3 o
242
                     conduit export hex4 o
                                                                 std logic vector(31 downto
                                                         : out
                                            -- hex4 o
243
                                                                 std logic vector (31 downto
                     conduit_export_hex5_o
                                                         : out
                                            -- hex5_o
                     0);
```

```
244
245
                   -- Pushbutton
246
                   hps io hps io gpio inst GPIO54 : inout std logic
                                                                                                 :=
                   'X'; -- hps io gpio inst GPIO54
247
248
                    -- LED
249
                   hps_io_hps_io_gpio_inst_GPIO53 : inout std_logic
                                                                                                 :=
                                    -- hps io gpio inst GPI053
250
251
           end component qsys system;
252
253
      begin
254
255
      ______
      -- HPS mapping
256
257
258
259
          System : component qsys system
260
          port map (
261
               -----
262
               -- FPGA Side
263
               _____
264
265
                   -- Global signals
                                        => CLOCK 50 i,
266
                   clk clk
267
268
                   ______
269
                   -- HPS Side
270
271
                   -- DDR3 SDRAM
                   memory_mem_a => HPS_DDR3_ADDR_o,
memory_mem_ba => HPS_DDR3_BA_o,
memory_mem_ck => HPS_DDR3_CK_P_o,
memory_mem_ck => HPS_DDR3_CK_N_o,
memory_mem_cke => HPS_DDR3_CK_O,
memory_mem_cs_n => HPS_DDR3_CS_N_o,
memory_mem_ras_n => HPS_DDR3_RAS_N_o,
memory_mem_wen => HPS_DDR3_RAS_N_o,
memory_mem_wen => HPS_DDR3_RESET_N_o
272
273
274
275
276
277
278
279
280
281
                   memory mem reset n => HPS DDR3 RESET N o,
                   282
283
                   memory_mem_dqs_n
memory_mem_odt => HPS_DDR3_DQS_N_io,
memory_mem_dm => HPS_DDR3_DDT_o,
memory_mem_dm => HPS_DDR3_DM_o,
284
285
286
                   memory_oct_rzqin => HPS_DDR3 RZQ i,
287
288
                                                                            => SW i , -- switch i
                   conduit export switch i (9 downto 0)
289
290
                   conduit_export_switch_i (31 downto 10)
                                                                                 => (others => '0'),
                                                                                 => KEY i,
291
                   conduit_export_key_i (3 downto 0)
                   key i
292
                                                                                 => (others => '0'),
                   conduit export key i (31 downto 4)
293
294
                   conduit export leds o (9 downto 0)
                                                                                 => LEDR o,
                   leds o
295
296
                   conduit export hex0 o (6 downto 0)
                                                                                 => HEX0 o,
                   hex0 o
297
                   conduit export hex1 o (6 downto 0)
                                                                                 => HEX1 o,
                   hex1 o
                   conduit_export hex2 o (6 downto 0)
298
                                                                                 => HEX2 o,
                   hex2 o
299
                   conduit export hex3 o (6 downto 0)
                                                                                 => HEX3 o,
                   hex3 o
300
                                                                                 => HEX4 o,
                   conduit export hex4 o (6 downto 0)
                                                                            => HEX5_o, -- hex5 o
301
                   conduit_export_hex5_o (6 downto 0)
302
```

```
* HEIG-VD
  2
  3
              * Haute Ecole d'Ingenerie et de Gestion du Canton de Vaud
  4
              * School of Business and Engineering in Canton de Vaud
  5
              * REDS Institute
  6
  7
              * Reconfigurable Embedded Digital Systems
  8
               ******************
  9
             * File
                                                               : labo5.c
10
                                                                      : Spinelli Isaia
11
             * Author
12
                                                                      : 01.05.2020
              * Date
13
14
              * Context
                                                 : SOCF tutorial lab
15
16
              ******************
17
              * Brief: Programme for labo 5 of SOCF, for DE1-SoC board
18
19
20
21
              * Modifications :
                                                             Student Comments
22
             * Ver Date
             * 0.1 01.05.20 Isaia Spinelli : Modif pour la partie 1 * 1.1 03.05.20 Isaia Spinelli : Ajout de la partie 2
23
24
25
26
27
          #include "defines.h"
28
29
        /* Variable globales */
30
31
32 int irqKey2 = 0;
33
        int irqKey3 = 0;
34
35
36
37
38
         int main(void){
39
                     // tableau de converssion     0     1     2     3
8     9     a     b     c     d     e     f
40
41
                     char tab dec to hex 7 \sec [16] = \{0x40, 0xF9, 0x24, 0x30, 0x19, 0x12, 0x02, 0xF8, 0x12, 0x
                      0x00, 0x\overline{10}, 0x08, 0x03, 0x27, 0x21, 0x06, 0x0e };
42
                     int led tmp,Seg tmp;
43
44
                     /*----*/
45
46
                    AXI HEX5 = 0 \times 40;
                     AXI^{-}HEX4 = 0xF9;
47
48
                     AXI_HEX3 = 0x24;
                     AXI_{HEX2} = 0x30;
49
50
                     AXI HEX1 = 0 \times 19;
51
                     AXI HEXO = 0 \times 02;
52
53
                    AXI LEDS = AXI SWITCHES;
54
55
                     unsigned int cst = AXI_REG_CONST;
56
                     AXI REG TEST = cst;
57
```

```
58
           // Masque le bouton key3 (pour tester le masquage des interruptions)
 59
           // AXI INT MASK = KEY3;
 60
 61
                                        // disable interrupts in the A9 processor
           disable A9 interrupts();
 62
           set A9 IRQ_stack();
                                        // initialize the stack pointer for IRQ mode
          config_GIC();
 63
                                       // configure the general interrupt controller
 64
          config KEYs();
                                       // configure KEYs to generate interrupts
 65
          enable A9 interrupts();
                                       // enable interrupts in the A9 processor
 66
 67
 68
 69
 70
          while (1) {
 71
               /* Appuie sur KEY 0*/
 72
               if ((AXI KEYS & KEYO) == 0) {
 73
                   // l'états des switches est copiés sur les LEDs.
 74
                   AXI LEDS = AXI SWITCHES;
 75
                   // Les afficheurs HEX5 à HEX0 affichent en hexadécimal les bits 23 à 0 de
                   la constante définie dans l'IP.
 76
                   AXI HEX0 = tab dec to hex 7 \text{seg}[\text{cst } \& \text{ OxF}];
 77
                   AXI HEX1 = tab dec to hex 7 \operatorname{seg}[(\operatorname{cst} >> 4) \& 0 \operatorname{xF}];
 78
                   AXI HEX2 = tab dec to hex 7 seg[(cst >> 8) & 0xF];
 79
                   AXI HEX3 = tab dec to hex 7 seg[(cst>>12) & 0xF];
                   AXI_HEX4 = tab_dec_to_hex_7seg[(cst>>16) & 0xF];
 80
                   AXI HEX5 = tab dec to hex 7 seg[(cst>>20) & 0xF];
 81
 82
 83
               /* Appuie sur KEY 1 */
 84
 85
               } else if ((AXI KEYS & KEY1) == 0) {
 86
                   // l'états inverses des switches est copiés sur les LEDs.
 87
                   AXI LEDS = ~AXI SWITCHES;
 88
 89
                   // Les afficheurs HEX5 à HEX0 affichent en hexadécimal l'inverse des bits
                   23 à 0 de la
 90
                   // constante définie dans l'IP.
                   AXI_HEX0 = ~tab_dec_to_hex_7seg[cst & 0xF];
AXI_HEX1 = ~tab_dec_to_hex_7seg[(cst>>4) & 0xF];
 91
 92
 93
                   AXI_HEX2 = \simtab_dec_to_hex_7seg[(cst>>8) & 0xF];
 94
                   AXI_HEX3 = \sim tab_dec_to_hex_7seg[(cst>>12) & 0xF];
 95
                   AXI_HEX4 = \simtab_dec_to_hex_7seg[(cst>>16) & 0xF];
 96
                   AXI HEX5 = \simtab dec to hex 7seg[(cst>>20) & 0xF];
 97
 98
              // Si le bouton 2 est pressé (via une interruption)
 99
              } else if (irqKey2) {
100
                   irqKey2 = 0;
101
102
                   /* l'affichage des LEDs et des afficheurs 7 segments subit unerotation à
                   droite */
103
                   led tmp = AXI LEDS & 0x1;
104
                   AXI LEDS = ((AXI LEDS & 0x3ff) >> 1) | (led tmp << 9);
105
106
                   Seg tmp = AXI HEX0;
107
                   AXI HEXO = AXI HEX1;
108
                   AXI HEX1 = AXI HEX2;
109
                   AXI HEX2 = AXI HEX3;
110
                   AXI HEX3 = AXI HEX4;
111
                   AXI HEX4 = AXI HEX5;
112
                   AXI HEX5 = Seg_tmp;
113
114
115
              // Si le bouton 3 est pressé (via une interruption)
116
              } else if (irqKey3) {
117
                   irqKey3 = 0;
118
119
                   /* l'affichage des LEDs et des afficheurs 7 segments subit une rotation à
                   gauche */
120
                   led tmp = AXI LEDS & 0x200;
121
                   AXI LEDS = (AXI LEDS << 1) | (led tmp >> 9);
122
```

```
123
                  Seg tmp = AXI HEX5;
124
                  AXI HEX5 = AXI HEX4;
125
                  AXI HEX4 = AXI HEX3;
126
                  AXI HEX3 = AXI HEX2;
127
                  AXI HEX2 = AXI HEX1;
128
                  AXI_HEX1 = AXI_HEX0;
129
                  AXI HEX0 = Seg tmp;
130
131
132
              }
133
134
              AXI HEX5 = test1;
135
          }
136
          AXI HEX5 = test1;
137
138
      }
139
140
      /* Routine d'interruption */
141
      void pushbutton ISR(void){
142
          // Permet de tester le masquage
143
          // static int cpt_int = 0;
144
145
          /* Lecture et acquitement des interruptions */
146
          int src_irq = AXI_INT_SRC;
147
148
          // Key2 pressé
149
          if (src irq & KEY2) {
              irqKey2 = 1;
150
151
          }
152
153
          // Key3 pressé
154
          if (src irq & KEY3) {
155
              irqKey3 = 1;
156
          }
157
158
159
          // Tous les 3 interruptions de KEYO et KEYO, change le masque de key 2 et 3
160
          /*
161
          if (src_irq & KEY0 || src_irq & KEY1) {
162
              cpt int++;
163
164
              if (cpt int % 3 == 0)
165
                  AXI INT MASK = AXI INT MASK ^ (KEY3 | KEY2);
166
          }
167
          */
168
169
      }
170
```

```
* HEIG-VD
 2
 3
     * Haute Ecole d'Ingenerie et de Gestion du Canton de Vaud
 4
     * School of Business and Engineering in Canton de Vaud
     * REDS Institute
 6
 7
     * Reconfigurable Embedded Digital Systems
 8
     ************************
 9
     * File
                      : defines.h
: Sébastien Masle
10
11
     * Author
12
                          : 16.02.2018
     * Date
13
14
     * Context
                  : SOCF class
15
16
     **************************
17
     * Brief: some definitions
18
19
     ************************
     * Modifications :
20
     * Ver Date Engineer Comments
21
     * 0.0 16.02.2018 SMS Initial version.
* 1.1 06.05.20 Isaia Spinelli : Refactor
22
23
                                                 ***********
24
25
26
   #include "exceptions.h"
27
28
    // Déclaration de fonction
29
   void pushbutton ISR(void);
30
31
   // Defines
32
33 #define EDGE_TRIGGERED
                                    0x1
34 #define
              LEVEL SENSITIVE
                                    0 \times 0
                                    0x01  // bit-mask; bit 0 represents cpu0
35 #define
              CPU0
36 #define
              ENABLE
                                     0x1
37
38 #define USER_MODE
39 #define FIQ_MODE
40 #define IRQ_MODE
41 #define SVC_MODE
                                    0b10000
                                     0b10001
                                    0b10010
                                    0b10011
#define ABORT_MODE
43 #define UNDEF_MODE
44 #define SYS_MODE
                                    0b10111
                                    0b11011
                                    0b11111
45
46 #define INT_ENABLE
47 #define INT_DISABLE
                                    0b01000000
                                  0b11000000
48
49
   // Valeur des keys
    #define KEY0 0x01
50
    #define KEY1 0x02
51
52
   #define KEY2 0x04
#define KEY3 0x08
54
55 // Typedef
   typedef volatile unsigned char vcint;
57
    typedef volatile unsigned short vsint;
58
    typedef volatile unsigned int vuint;
59
```

```
60 // Adresses
#define FPGA_BASE_ADDR_IO 0xFF200000 define AXI_LIGHT_BASE_ADDR FPGA_BASE_ADDR
                                    FPGA_BASE_ADDR_IO
63
64
65
    #define AXI_REG_CONST_CHAR
                                     *(vcint *)(AXI_LIGHT_BASE_ADDR + 0x0)
68
69
                                     *(vuint *)(AXI LIGHT BASE ADDR + 0x4)
    #define AXI REG TEST
70
71
    #define AXI LEDS
                                     *(vuint *)(AXI LIGHT BASE ADDR + 0x100)
72
73
    #define AXI KEYS
                                    *(vuint *)(AXI LIGHT BASE ADDR + 0x200)
// Lecture de la source d'int. + acquitement
// Lecture de la source d'int. + acquitement
// Marie Axi Int SRC * (vuint *) (AXI LIGHT BASE ADDR + 0x204)
76 // 1 = interruption masquée
                                    *(vuint *)(AXI_LIGHT_BASE_ADDR + 0x208)
77
    #define AXI INT MASK
78
79 #define AXI SWITCHES
                                     *(vuint *)(AXI LIGHT BASE ADDR + 0x300)
80
#define AXI HEX0
                                     *(vuint *)(AXI LIGHT BASE ADDR + 0x400)
                                    *(vuint *)(AXI_LIGHT_BASE_ADDR + 0x410)
82 #define AXI HEX1
83 #define AXI_HEX2
                                    *(vuint *)(AXI_LIGHT_BASE_ADDR + 0x420)
                              *(vuint *)(AXI_LIGHT_BASE_ADDR + 0x440)
*(vuint *)(AXI_LIGHT_BASE_ADDR + 0x450)
#define AXI_HEX3
#define AXI_HEX4
#define AXI_HEX5
```

```
/*********************************
2
    * HEIG-VD
3
    * Haute Ecole d'Ingenerie et de Gestion du Canton de Vaud
4
    * School of Business and Engineering in Canton de Vaud
5
    * REDS Institute
6
7
    * Reconfigurable Embedded Digital Systems
8
    **************************
9
    * File
                   exceptions.hIsaia Spinelli
10
    * Author
11
12
    * Date
                      : 06.05.2020
13
14
    * Context
               : SOCF class
15
16
    **************************
   * Modifications :
* Ver Date Engineer Comments
* 1.1 06.05.20 Isaia Spinelli : Refactor
17
18
19
20
21
22
void disable_A9_interrupts (void);
void set A9 IRQ stack (void);
void config GIC (void);
void config KEYs (void);
void enable_A9_interrupts (void);
28 void config interrupt (int, int);
```

```
2
    * HEIG-VD
3
    * Haute Ecole d'Ingenerie et de Gestion du Canton de Vaud
4
    * School of Business and Engineering in Canton de Vaud
    * REDS Institute
6
7
    * Reconfigurable Embedded Digital Systems
8
    ******************
9
    * File
                    : execptions.c: Sébastien Masle
10
11
    * Author
12
                      : 16.02.2018
    * Date
13
14
    * Context
                : SOCF class
15
16
    ******************
17
    * Brief: defines exception vectors for the A9 processor
      provides code that sets the IRQ mode stack, and that dis/enables interrupts
18
19
           provides code that initializes the generic interrupt controller
20
21
    *******************
22
    * Modifications :
    * Ver Date Engineer
23
                               Comments
    * 0.0 16.02.2018 SMS Initial version.
24
    * 1.0 13.03.2020 Spinelli Isaia
25
26
   ******************
27
28
   #include <stdint.h>
29
30
  #include "address map arm.h"
31
   #include "defines.h"
32
33
34
35
36
   // Référence : Exemple dans Using The ARM Generic
37
38
   // Define the IRQ exception handler
39
   void __attribute__ ((interrupt)) __cs3_isr_irq(void)
40
41
       ^{\star} Attention dans Qsys mettre sur flanc et non level !
42
43
       ********
44
       // Read CPU Interface registers to determine which peripheral has caused an
       interrupt
46
       int interrupt_ID =*((int*) 0xFFFEC10C);
47
48
       // Handle the interrupt if it comes from the KEYs
49
       if (interrupt_ID == 72) {
50
          pushbutton_ISR();
51
       } else {
52
                                   // if unexpected, then stay here
          while (1);
53
      }
54
55
      // Clear interrupt from the CPU Interface
       *((int*) 0xFFFEC110) = interrupt_ID;
56
57
58
       return;
```

```
59
      }
 60
 61
      // Define the remaining exception handlers
      void _attribute__ ((interrupt)) __cs3_reset (void)
 62
 63
 64
          while (1);
 65
      }
 66
 67
      void attribute ((interrupt)) cs3 isr undef (void)
 68
 69
          while (1);
 70
      }
 71
 72
      void __attribute__ ((interrupt)) __cs3_isr_swi (void)
 73
      {
 74
          while (1);
 75
      }
 76
 77
      void attribute ((interrupt)) cs3 isr pabort (void)
 78
      {
 79
          while (1);
 80
      }
 81
 82
      void __attribute__ ((interrupt)) __cs3_isr_dabort (void)
 83
 84
          while(1);
 85
      }
 86
 87
      void __attribute__ ((interrupt)) __cs3_isr_fiq (void)
 88
 89
          while (1);
 90
      }
 91
 92
 93
      * Initialize the banked stack pointer register for IRQ mode
      */
 94
 95
      void set A9 IRQ stack(void)
 96
      {
 97
          uint32 t stack, mode;
 98
          stack = A9 ONCHIP END - 7;
                                        // top of A9 onchip memory, aligned to 8 bytes
 99
          /* change processor to IRQ mode with interrupts disabled */
100
          mode = INT DISABLE | IRQ MODE;
101
          asm("msr cpsr, %[ps]" : : [ps] "r" (mode));
          /* set banked stack pointer */
102
103
          asm("mov sp, %[ps]" : : [ps] "r" (stack));
104
105
          /* go back to SVC mode before executing subroutine return! */
106
          mode = INT DISABLE | SVC MODE;
107
          asm("msr cpsr, %[ps]" : : [ps] "r" (mode));
108
      }
109
110
      * Turn on interrupts in the ARM processor
111
112
      * /
113
      void enable A9 interrupts(void)
114
115
          uint32 t status = SVC MODE | INT ENABLE;
116
          asm("msr cpsr, %[ps]":: [ps]"r"(status));
117
118
119
      /** Turn off interrupts in the ARM processor*/
120
      void disable A9 interrupts(void) {
121
          int status = 0b11010011;
122
          asm("msr cpsr, %[ps]" : : [ps]"r"(status));
123
124
125
      void config_GIC (void) {
126
           // configure the FPGA KEYs interrupt (72)
127
          config interrupt (72, 1);
```

```
128
129
          // Set Interrupt Priority Mask Register (ICCPMR). Enable all priorities
130
         *((int*) OxFFFEC104) = OxFFFF;
131
132
          // Set the enable in the CPU Interface Control Register (ICCICR)
133
          *((int*) 0xFFFEC100) = 1;
134
135
          // Set the enable in the Distributor Control Register (ICDDCR)
136
          *((int*) 0xFFFED000) = 1;
137
138
139
     void config KEYs (void) {
140
          volatile int*KEY ptr = (int*) 0xFF200050; // KEY base address
141
142
          *(KEY ptr + 2) = 0xF; // enable interrupts for all four KEYs
143
144
     - }
145
146
    void config interrupt (int N, int CPU target) {
147
         int reg offset, index, value, address;
148
149
          /*Configure the Interrupt Set-Enable Registers (ICDISERn).
150
          *reg offset = (integer div(N / 32)*4; value = 1 << (N \mod 32)*/
151
152
          reg offset = (N >> 3) & OxFFFFFFFC;
153
          index = N & 0x1F;
154
         value = 0x1 << index;
155
         address = 0xFFFED100 + reg offset;
156
157
          /*Using the address and value, set the appropriate bit*/
158
         *(int*)address |= value;
159
160
          /*Configure the Interrupt Processor Targets Register (ICDIPTRn)
161
          * reg offset = integer div(N / 4)*4; index = N mod 4*/
162
          reg offset = (N & 0xFFFFFFFC);
          index = N & 0x3;
163
164
          address = 0xFFFED800 + reg offset + index;
165
166
          /*Using the address and value, write to (only) the appropriate byte*/
167
          *(char*)address = (char) CPU target;
168
     }
169
```

```
/***********************************
2
    * HEIG-VD
3
    * Haute Ecole d'Ingenerie et de Gestion du Canton de Vaud
4
    * School of Business and Engineering in Canton de Vaud
5
    * REDS Institute
6
7
    * Reconfigurable Embedded Digital Systems
8
    **************************
9
    * File
                    : address_map_arm.h
: Sébastien Masle
10
    * Author
11
12
    * Date
                      : 16.02.2018
13
14
    * Context
                : SOCF class
15
16
    **************************
17
    * Brief: provides address values that exist in the system
18
19
    * Modifications :
20
    * Ver Date Engineer Comments

* 0.0 16.02.2018 SMS Initial version.
21
22
23
   ****************************
24
25
                                    "DE1-SoC"
26 #define BOARD
27
  /* Memory */
#define DDR_BASE
28
29
                                    0x00000000
30 #define DDR END
                                    0x3FFFFFFF
31 #define A9 ONCHIP BASE
                                   0xFFFF0000
32 #define A9 ONCHIP END
                                   0xffffffff
33 #define SDRAM BASE
                                   0xC0000000
34 #define SDRAM END
                                   0xC3FFFFFF
35 #define FPGA ONCHIP BASE
                                   0xC8000000
36 #define FPGA ONCHIP END
                                   0xC803FFFF
37 #define FPGA CHAR BASE
                                   0xC9000000
38 #define FPGA CHAR END
                                   0xC9001FFF
39
```