

```

1  /*****
2  *
3  * HEIG-VD
4  * Haute Ecole d'Ingénierie et de Gestion du Canton de Vaud
5  * School of Business and Engineering in Canton de Vaud
6
7  *****/
8
9  *
10 * REDS Institute
11 * Reconfigurable Embedded Digital Systems
12
13 *****/
14
15 *
16 * File           : defines.h
17 * Author        : Sébastien Masle
18 * Date          : 16.02.2018
19 *
20 * Context       : SOCF class
21
22 *****/
23
24 * Brief: some definitions
25 *
26
27 *****/
28
29 * Modifications :
30 * Ver    Date      Engineer      Comments
31 * 0.0    16.02.2018 SMS           Initial version.
32 * 1.1    06.05.20   Isaia Spinelli : Refactor
33 * 1.2    08.05.20   Isaia Spinelli : Ajout du paramètre edge des irq
34 *****/
35 /
36
37 #include "exceptions.h"
38
39 // Déclaration de fonction
40 void pushbutton_ISR(void);
41
42 // Defines
43
44 #define EDGE_TRIGGERED      0x1
45 #define LEVEL_SENSITIVE    0x0
46 #define CPU0                0x01 // bit-mask; bit 0 represents cpu0
47 #define ENABLE              0x1
48
49
50 #define USER_MODE          0b10000
51 #define FIQ_MODE            0b10001
52 #define IRQ_MODE            0b10010
53 #define SVC_MODE            0b10011
54 #define ABORT_MODE          0b10111
55 #define UNDEF_MODE          0b11011
56 #define SYS_MODE            0b11111
57
58 #define INT_ENABLE          0b01000000
59 #define INT_DISABLE         0b11000000
60
61 // Valeur des keys
62 #define KEY0 0x01
63 #define KEY1 0x02
64 #define KEY2 0x04
65 #define KEY3 0x08
66
67 // Typedef
68 typedef volatile unsigned char vcint;
69 typedef volatile unsigned short vsint;
70 typedef volatile unsigned int vuint;

```

```

60
61 // Adresses
62 #define FPGA_BASE_ADDR_IO      0xFF200000
63 #define AXI_LIGHT_BASE_ADDR    FPGA_BASE_ADDR_IO
64
65
66 #define AXI_REG_CONST_CHAR      *(vcint *) (AXI_LIGHT_BASE_ADDR + 0x0)
67 #define AXI_REG_CONST_SHORT     *(vsint *) (AXI_LIGHT_BASE_ADDR + 0x0)
68 #define AXI_REG_CONST           *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x0)
69
70 #define AXI_REG_TEST            *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x4)
71
72 #define AXI_LEDS                *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x100)
73
74 #define AXI_KEYS                *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x200)
75 // Lecture de la source d'int. + acquitement
76 #define AXI_INT_SRC             *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x204)
77 // 0 = interruption non masquée (défaut)
78 #define AXI_INT_MASK           *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x208)
79 // 0 = interruption flanc descendant (défaut)
80 #define AXI_INT_EDGE           *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x20C)
81
82
83 #define AXI_SWITCHES            *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x300)
84
85 #define AXI_HEX0                *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x400)
86 #define AXI_HEX1                *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x410)
87 #define AXI_HEX2                *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x420)
88 #define AXI_HEX3                *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x430)
89 #define AXI_HEX4                *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x440)
90 #define AXI_HEX5                *(vuint *) (AXI_LIGHT_BASE_ADDR + 0x450)
91

```