```
2
    * HEIG-VD
3
    * Haute Ecole d'Ingenerie et de Gestion du Canton de Vaud
4
    * School of Business and Engineering in Canton de Vaud
    * REDS Institute
6
7
    * Reconfigurable Embedded Digital Systems
8
    ******************
9
    * File
                    : execptions.c: Sébastien Masle
10
11
    * Author
12
                      : 16.02.2018
    * Date
13
14
    * Context
                : SOCF class
15
16
    ******************
17
    * Brief: defines exception vectors for the A9 processor
      provides code that sets the IRQ mode stack, and that dis/enables interrupts
18
19
           provides code that initializes the generic interrupt controller
20
21
    *************************
22
    * Modifications :
    * Ver Date Engineer
23
                               Comments
    * 0.0 16.02.2018 SMS Initial version.
24
    * 1.0 13.03.2020 Spinelli Isaia
25
26
    ******************
27
28
    #include <stdint.h>
29
30
   #include "address map arm.h"
31
   #include "defines.h"
32
33
34
35
36
   // Référence : Exemple dans Using The ARM Generic
37
38
   // Define the IRQ exception handler
39
   void __attribute__ ((interrupt)) __cs3_isr_irq(void)
40
41
       ^{\star} Attention dans Qsys mettre sur flanc et non level !
42
43
       ********
44
       // Read CPU Interface registers to determine which peripheral has caused an
       interrupt
46
       int interrupt_ID =*((int*) 0xFFFEC10C);
47
48
       // Handle the interrupt if it comes from the KEYs
49
       if (interrupt_ID == 72) {
50
          pushbutton_ISR();
51
       } else {
52
                                   // if unexpected, then stay here
          while (1);
53
       }
54
55
       // Clear interrupt from the CPU Interface
       *((int*) 0xFFFEC110) = interrupt_ID;
56
57
58
       return;
```

```
59
      }
 60
 61
      // Define the remaining exception handlers
      void _attribute__ ((interrupt)) __cs3_reset (void)
 62
 63
 64
          while (1);
 65
      }
 66
 67
      void attribute ((interrupt)) cs3 isr undef (void)
 68
 69
          while (1);
 70
      }
 71
 72
      void __attribute__ ((interrupt)) __cs3_isr_swi (void)
 73
      {
 74
          while (1);
 75
      }
 76
 77
      void attribute ((interrupt)) cs3 isr pabort (void)
 78
      {
 79
          while (1);
 80
      }
 81
 82
      void __attribute__ ((interrupt)) __cs3_isr_dabort (void)
 83
 84
          while(1);
 85
      }
 86
 87
      void __attribute__ ((interrupt)) __cs3_isr_fiq (void)
 88
 89
          while (1);
 90
      }
 91
 92
 93
      * Initialize the banked stack pointer register for IRQ mode
      */
 94
 95
      void set A9 IRQ stack(void)
 96
      {
 97
          uint32 t stack, mode;
 98
          stack = A9 ONCHIP END - 7;
                                        // top of A9 onchip memory, aligned to 8 bytes
 99
          /* change processor to IRQ mode with interrupts disabled */
100
          mode = INT DISABLE | IRQ MODE;
101
          asm("msr cpsr, %[ps]" : : [ps] "r" (mode));
          /* set banked stack pointer */
102
103
          asm("mov sp, %[ps]" : : [ps] "r" (stack));
104
105
          /* go back to SVC mode before executing subroutine return! */
106
          mode = INT DISABLE | SVC MODE;
107
          asm("msr cpsr, %[ps]" : : [ps] "r" (mode));
108
      }
109
110
      * Turn on interrupts in the ARM processor
111
112
      * /
113
      void enable A9 interrupts(void)
114
115
          uint32 t status = SVC MODE | INT ENABLE;
116
          asm("msr cpsr, %[ps]":: [ps]"r"(status));
117
118
119
      /** Turn off interrupts in the ARM processor*/
120
      void disable A9 interrupts(void) {
121
          int status = 0b11010011;
122
          asm("msr cpsr, %[ps]" : : [ps]"r"(status));
123
124
125
      void config_GIC (void) {
126
           // configure the FPGA KEYs interrupt (72)
127
          config interrupt (72, 1);
```

```
128
129
          // Set Interrupt Priority Mask Register (ICCPMR). Enable all priorities
130
         *((int*) OxFFFEC104) = OxFFFF;
131
132
          // Set the enable in the CPU Interface Control Register (ICCICR)
133
          *((int*) 0xFFFEC100) = 1;
134
135
          // Set the enable in the Distributor Control Register (ICDDCR)
136
          *((int*) 0xFFFED000) = 1;
137
138
139
     void config KEYs (void) {
140
          volatile int*KEY ptr = (int*) 0xFF200050; // KEY base address
141
142
          *(KEY ptr + 2) = 0xF; // enable interrupts for all four KEYs
143
144
     - }
145
146
    void config interrupt (int N, int CPU target) {
147
         int reg offset, index, value, address;
148
149
          /*Configure the Interrupt Set-Enable Registers (ICDISERn).
150
          *reg offset = (integer div(N / 32)*4; value = 1 << (N mod 32)*/
151
152
          reg offset = (N >> 3) & OxFFFFFFFC;
153
          index = N & 0x1F;
154
         value = 0x1 << index;
155
         address = 0xFFFED100 + reg offset;
156
157
          /*Using the address and value, set the appropriate bit*/
158
         *(int*)address |= value;
159
160
          /*Configure the Interrupt Processor Targets Register (ICDIPTRn)
161
          * reg offset = integer div(N / 4)*4; index = N mod 4*/
162
          reg offset = (N & 0xFFFFFFFC);
          index = N & 0x3;
163
164
          address = 0xFFFED800 + reg offset + index;
165
166
          /*Using the address and value, write to (only) the appropriate byte*/
167
          *(char*)address = (char) CPU target;
168
     }
169
```