

```

1  /*****
2  *
3  * HEIG-VD
4  * Haute Ecole d'Ingenierie et de Gestion du Canton de Vaud
5  * School of Business and Engineering in Canton de Vaud
6
7  *****/
8
9  *
10 * REDS Institute
11 * Reconfigurable Embedded Digital Systems
12
13 *****/
14 *
15 * File           : exceptions.c
16 * Author          : Sébastien Masle
17 * Date            : 16.02.2018
18 *
19 * Context         : SOCF class
20 *
21 *****/
22
23 * Brief: defines exception vectors for the A9 processor
24 *        provides code that sets the IRQ mode stack, and that dis/enables interrupts
25 *        provides code that initializes the generic interrupt controller
26 *
27 *****/
28
29 * Modifications :
30 * Ver    Date      Engineer    Comments
31 * 0.0    16.02.2018 SMS          Initial version.
32 * 1.0    13.03.2020 Spinelli Isaia
33 *
34 *****/
35
36 /
37 #include <stdint.h>
38
39 #include "address_map_arm.h"
40 #include "defines.h"
41
42
43
44
45 // Référence : Exemple dans Using The ARM Generic
46
47 // Define the IRQ exception handler
48 void __attribute__((interrupt)) __cs3_isr_irq(void)
49 {
50     /*****
51     * Attention dans Qsys mettre sur flanc et non level !
52     *****/
53
54     // Read CPU Interface registers to determine which peripheral has caused an
55     // interrupt
56     int interrupt_ID = *((int*) 0xFFFFEC10C);
57
58     // Handle the interrupt if it comes from the KEYS
59     if (interrupt_ID == 72) {
60         pushbutton_ISR();
61     } else {
62         while (1); // if unexpected, then stay here
63     }
64
65     // Clear interrupt from the CPU Interface
66     *((int*) 0xFFFFEC110) = interrupt_ID;
67
68     return;

```

```

59     }
60
61     // Define the remaining exception handlers
62     void __attribute__((interrupt)) __cs3_reset (void)
63     {
64         while(1);
65     }
66
67     void __attribute__((interrupt)) __cs3_isr_undef (void)
68     {
69         while(1);
70     }
71
72     void __attribute__((interrupt)) __cs3_isr_swi (void)
73     {
74         while(1);
75     }
76
77     void __attribute__((interrupt)) __cs3_isr_pabort (void)
78     {
79         while(1);
80     }
81
82     void __attribute__((interrupt)) __cs3_isr_dabort (void)
83     {
84         while(1);
85     }
86
87     void __attribute__((interrupt)) __cs3_isr_fiq (void)
88     {
89         while(1);
90     }
91
92     /*
93      * Initialize the banked stack pointer register for IRQ mode
94      */
95     void set_A9_IRQ_stack(void)
96     {
97         uint32_t stack, mode;
98         stack = A9_ONCHIP_END - 7;          // top of A9 onchip memory, aligned to 8 bytes
99         /* change processor to IRQ mode with interrupts disabled */
100        mode = INT_DISABLE | IRQ_MODE;
101        asm("msr cpsr, %[ps]" : : [ps] "r" (mode));
102        /* set banked stack pointer */
103        asm("mov sp, %[ps]" : : [ps] "r" (stack));
104
105        /* go back to SVC mode before executing subroutine return! */
106        mode = INT_DISABLE | SVC_MODE;
107        asm("msr cpsr, %[ps]" : : [ps] "r" (mode));
108    }
109
110    /*
111     * Turn on interrupts in the ARM processor
112     */
113    void enable_A9_interrupts(void)
114    {
115        uint32_t status = SVC_MODE | INT_ENABLE;
116        asm("msr cpsr, %[ps]" : : [ps] "r" (status));
117    }
118
119    /** Turn off interrupts in the ARM processor*/
120    void disable_A9_interrupts(void) {
121        int status = 0b11010011;
122        asm("msr cpsr, %[ps]" : : [ps] "r" (status));
123    }
124
125    void config_GIC (void) {
126        // configure the FPGA KEYs interrupt (72)
127        config_interrupt (72, 1);

```

```

128
129 // Set Interrupt Priority Mask Register (ICCPMR). Enable all priorities
130 *((int*) 0xFFFFEC104) = 0xFFFF;
131
132 // Set the enable in the CPU Interface Control Register (ICCICR)
133 *((int*) 0xFFFFEC100) = 1;
134
135 // Set the enable in the Distributor Control Register (ICDDCR)
136 *((int*) 0xFFFFED000) = 1;
137 }
138
139 void config_KEYS (void) {
140     volatile int*KEY_ptr = (int*) 0xFF200050; // KEY base address
141
142     *(KEY_ptr + 2) = 0xF; // enable interrupts for all four KEYS
143
144 }
145
146 void config_interrupt (int N, int CPU_target) {
147     int reg_offset, index, value, address;
148
149     /*Configure the Interrupt Set-Enable Registers (ICDISERn).
150     *reg_offset = (integer_div(N / 32)*4; value = 1 << (N mod 32)*/
151
152     reg_offset = (N >> 3) & 0xFFFFFFFFFC;
153     index = N & 0x1F;
154     value = 0x1 << index;
155     address = 0xFFFFED100 + reg_offset;
156
157     /*Using the address and value, set the appropriate bit*/
158     *(int*)address |= value;
159
160     /*Configure the Interrupt Processor Targets Register (ICDIPTRn)
161     * reg_offset = integer_div(N / 4)*4; index = N mod 4*/
162     reg_offset = (N & 0xFFFFFFFFFC);
163     index = N & 0x3;
164     address = 0xFFFFED800 + reg_offset + index;
165
166     /*Using the address and value, write to (only) the appropriate byte*/
167     *(char*)address = (char) CPU_target;
168 }
169

```