```
-- HEIG-VD, Haute Ecole d'Ingenierie et de Gestion du canton de Vaud
 3
    -- Institut REDS, Reconfigurable & Embedded Digital Systems
 4
    -- File : axi4lite_slave.vhd
-- Author : E. Messerli 27.07.2017
 5
 6
 7
    -- Description : slave interface AXI (without burst)
   -- used for : SOCF lab
8
9
   10 -- Ver Date Auteur Description
11 -- 1.0 26.04.2019 EMI Adaptation du chablon pour les etudiants
12 -- 1.1 03.05.2020 ISS Complète le chablon pour le laboratoire 5 Partie 2
13 -- 1.2 08.05.2020 ISS Ajout de la fonctionnalité edge pour les irq
     ______
14
15
16
     library ieee;
17
         use ieee.std logic 1164.all;
18
        use ieee.numeric std.all;
19
20 entity axi4lite slave is
21
     generic (
22
            -- Users to add parameters here
23
2.4
            -- User parameters ends
25
26
            -- Width of S AXI data bus
27
             AXI DATA WIDTH : integer := 32; -- 32 or 64 bits
28
             -- Width of S AXI address bus
29
            AXI ADDR WIDTH : integer := 12
30
       );
31
        port (
            -- AXI4-Lite
axi_clk_i : in std_logic;
axi_reset_i : in std_logic;
32
33
34
35
36
             -- Write Address Channel
             axi_awaddr_i : in std_logic_vector(AXI_ADDR_WIDTH-1 downto 0);
axi_awprot_i : in std_logic_vector( 2 downto 0); -- not used
37
            axi_awprot_i : in std_logic_vector( 2 downto 0); -- not used
axi_awvalid_i : in std_logic;
38
39
40
            axi awready o : out std logic;
41
42
            -- Write Data Channel
43
            axi_wdata_i : in std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
            44
45
46
47
48
            -- Write Response Channel
            axi_bresp_o : out std_logic_vector(1 downto 0);
axi_bvalid_o : out std_logic;
axi_bready_i : in std_logic;
49
50
51
52
53
            -- Read Address Channel
            axi_araddr_i : in std_logic_vector(AXI_ADDR_WIDTH-1 downto 0);
axi_arprot_i : in std_logic_vector( 2 downto 0); -- not used
axi_arvalid_i : in std_logic;
54
55
56
57
            axi arready o : out std logic;
58
59
            -- Read Data Channel
            axi_rdata_o : out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
60
61
            axi_rresp_o
                            : out std_logic_vector(1 downto 0);
           axi_rvalid_o : out std_logic;
62
63
            axi rready i : in std logic;
64
65
            -- User input-output
            66
67
68
69
                            : out std logic vector(AXI DATA WIDTH-1 downto 0);
             leds o
```

```
71
              hex0 o
                                : out std logic vector(AXI DATA WIDTH-1 downto 0);
 72
              hex1 o
                                : out std logic vector(AXI DATA WIDTH-1 downto 0);
                               : out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
: out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
: out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
: out std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
              hex2 o
 73
              hex3_o
 74
              hex4 o
 75
 76
              hex5 o
                              : out std logic vector (AXI DATA WIDTH-1 downto 0);
 77
 78
 79
               -- Interruption
               80
 81
           );
 82
      end entity axi4lite slave;
 83
 84
      architecture rtl of axi4lite slave is
 85
 86
           signal reset s : std logic;
 87
 88
           -- local parameter for addressing 32 bit / 64 bits, cst: AXI DATA WIDTH
 89
           -- ADDR LSB is used for addressing word 32/64 bits registers/memories
 90
           -- ADDR LSB = 2 for 32 bits (n-1 \text{ downto } 2)
 91
           -- ADDR LSB = 3 for 64 bits (n-1 downto 3)
 92
           constant ADDR LSB
                                   : integer := (AXI DATA WIDTH/32) + 1;
 93
           ----- SIGNAUX AXI 4 LIGHT -----
 94
 95
 96
           --signal for the AXI slave
 97
           --intern signal for output
           signal axi_awready_s : std_logic;
signal axi_arready_s : std_logic;
 98
 99
           signal axi arready s
100
           signal axi_wready_s : std_logic;
signal axi_rready_s : std_logic;
101
102
103
          signal axi_rvalid_s
signal axi_rresp_s
signal axi_rdata_mem_s
: std_logic_vector(1 downto 0);
std_logic_vector(AXI_DATA_WIDTH-1 downto 0);
104
105
106
107
108
           -- write enable
           signal axi data wren s : std logic;
109
110
111
            --intern signal for the axi interface
112
           signal axi_waddr_mem_s : std_logic_vector(AXI_ADDR_WIDTH-1 downto ADDR_LSB);
113
           signal axi araddr mem s
                                         : std logic vector (AXI ADDR WIDTH-1 downto ADDR LSB);
114
          signal axi_wdata_mem_s
signal axi_wstrb_mem_s
-- signal axi_araddr_mem_s
: std_logic_vector((AXI_DATA_WIDTH-1 downto 0);
: std_logic_vector((AXI_DATA_WIDTH/8)-1 downto 0);
: std_logic_vector((AXI_ADDR_WIDTH-1 downto ADDR_LSB);
115
116
117
118
           signal axi_bresp_s : std_logic_vector(1 downto 0);
signal axi_bvalid_s : std_logic;
119
120
121
122
123
           ----- SIGNAUX ENTREES / SORTIES ------
124
           constant registre cst mem : std logic vector(AXI DATA WIDTH-1 downto 0):=
           x"deedbeef";
126
           signal registre test mem : std logic vector(AXI DATA WIDTH-1 downto 0):=
           x"12345678";
127
128
           -- signal for registre input (switch / key)
129
           signal registre switch mem : std logic vector(9 downto 0) := (others => 'X');
130
           signal registre key mem : std logic vector(3 downto 0) := (others => 'X');
131
132
           -- signal for registre leds
133
          signal registre led mem : std logic vector(9 downto 0) := (others => 'X');
134
135
           -- signal for registre 7 seg
136
           signal registre hex0 mem : std logic vector(6 downto 0) := (others => 'X');
```

```
137
          signal registre hex1 mem : std logic vector(6 downto 0) := (others => 'X');
         signal registre hex2 mem
signal registre hex3 mem
signal registre hex4 mem
signal registre hex4 mem
signal registre hex4 mem
std_logic_vector(6 downto 0) := (others => 'X');
signal registre hex4 mem
std_logic_vector(6 downto 0) := (others => 'X');
138
139
140
141
         signal registre hex5 mem : std logic vector(6 downto 0) := (others => 'X');
142
143
          ----- SIGNAUX GESTION IRQ -----
144
         signal irq s
                       : std_logic;
145
         146
147
          -- par défaut, toutes les irq actives
148
          signal key irq mask : std logic vector(3 downto 0) := (others => '0');
          -- par défaut, toutes les irq sur flanc descendant
149
          signal key_irq_edge : std_logic_vector(3 downto 0) := (others => '0');
150
151
152
     begin
153
154
          -- mise à jour des entrées
155
         reset s <= axi reset i;
156
157
          registre switch mem <= switch i(9 downto 0);
158
          registre key mem <= key i(3 downto 0);</pre>
159
160
161
162
      ______
163
      -- Write address channel
164
165
          process (reset s, axi clk i)
166
         begin
167
             -- En cas de reset
168
             if reset s = '1' then
169
                 -- Valeur par défaut
                 axi awready s <= '0';
170
171
                 axi waddr mem s <= (others => '0');
172
             elsif rising edge (axi clk i) then
173
                  -- Si une adresse d'écriture est valide
174
                  if (axi awready s = '0' and axi awvalid i = '1') then --and axi wvalid i =
                  '1') then modif EMI 10juil2018
175
                      -- slave is ready to accept write address when
176
                     -- there is a valid write address
177
                     axi awready s <= '1';
178
                     -- Write Address memorizing
179
                      axi waddr mem s <= axi awaddr i(AXI ADDR WIDTH-1 downto ADDR LSB);</pre>
180
                  else
181
                      axi awready s <= '0';</pre>
182
                      axi waddr mem s <= (others => '0');
183
184
             end if;
185
         end process;
186
          axi awready o <= axi awready s;
187
188
189
      ______
190
      -- Write data channel
191
192
          -- Implement axi_wready generation
193
          process (reset s, axi clk i)
194
          begin
195
             -- En cas de reset
196
             if reset s = '1' then
197
                 -- Valeur par défaut
198
                 axi wready s <= '0';
199
                 axi wdata mem s <= (others => '0');
200
                 axi wstrb mem s <= (others => '0');
             elsif rising edge (axi clk i) then
201
202
                  -- Si les données d'écriture est valide
                  if (axi wready s = '0' and axi wvalid i = '1') then
203
204
                      -- slave is ready to accept write data when
```

```
206
                       axi wready s <= '1';
207
208
                       -- Read axi wstrb i
209
                       axi wstrb mem s <= axi wstrb i((AXI DATA WIDTH/8)-1 downto 0);</pre>
210
211
                       -- Mémorisation des données à écrire en fonction du paramètre strobe
213
                       axi wdata mem s <= (others => '0');
214
                       if (axi wstrb i(0) = '1') then
215
216
                           axi wdata mem s(7 downto 0) <= axi wdata i(7 downto 0);</pre>
217
                       end if;
218
                       if (axi wstrb i(1) = '1') then
219
                           axi wdata mem s(15 downto 8) <= axi wdata i(15 downto 8);
220
                       if (axi_wstrb_i(2) = '1') then
221
222
                           axi wdata mem s(23 downto 16) <= axi wdata i(23 downto 16);
223
                       end if;
224
                       if (axi wstrb i(3) = '1') then
225
                           axi wdata mem s(31 downto 24) <= axi wdata i(31 downto 24);
226
                       end if;
227
228
                       -- Test sans la fonctionnalité strobe
229
                       -- axi wdata mem s <= axi wdata i;
230
231
                   else
232
                       axi_wready_s <= '0';</pre>
233
                       axi wdata mem s <= (others => '0');
234
                       axi wstrb mem s <= (others => '0');
235
236
                   end if;
237
              end if;
238
          end process;
239
240
          -- Met à jour la sortie
241
          axi wready o <= axi wready s;
242
243
244
          -- condition to write data : si on est prêt à écrire
245
          axi data wren s <= '1' when axi wready s = '1' else
                               '0';
246
247
248
249
          process (reset s, axi clk i)
250
               --number address to access 32 or 64 bits data
251
              variable int waddr v : natural;
252
          begin
253
              if reset s = '1' then
254
                   -- Valeur par défaut : RESET
255
                   registre test mem \leq x"12345678";
256
                   registre led mem <= "0101010101";
                  registre_hex0 mem <= "1000000";</pre>
257
                   registre hex1 mem <= "1111001";
258
259
                  registre hex2 mem <= "0100100";</pre>
260
                  registre_hex3_mem <= "0110000";</pre>
                   registre hex4 mem <= "0011001";</pre>
261
                  registre_hex5 mem <= "0010010";
262
263
264
                   key irq mask
                                     <= "0000";
                                     <= "0000";
265
                  key_irq_edge
266
267
              elsif rising_edge(axi clk i) then
268
                   -- Si une écriture est active
269
                   if axi data wren s = '1' then
270
                       -- convertie l'adresse d'écriture en integer
271
                       int_waddr_v := to_integer(unsigned(axi_waddr_mem_s));
272
                       case int waddr v is
273
                           -- offset 0 : constante
```

-- there is a valid write data

```
275
                           -- offset 4 : registre de test
276
                           when 1
                                   =>
277
                               registre test mem <= axi wdata mem s;
278
279
                           -- offset 64 : leds
280
                           when 64 \Rightarrow
281
                               registre led mem <= axi wdata mem s(9 downto 0);
282
283
                           -- offset 130 : mask irq key
                           when 130 =>
285
                               key irq mask <= axi wdata mem s(3 downto 0);
                           -- offset 130 : mask irq key
286
287
                           when 131 =>
288
                               key irq edge <= axi wdata mem s(3 downto 0);
289
290
                           -- offset 256 - 276 : afficheur 7 seg
                           when 256 =>
291
292
                               registre hex0 mem <= axi wdata mem s(6 downto 0);
293
                           when 260 =>
294
                               registre hex1 mem <= axi wdata mem s(6 downto 0);
295
296
                              registre hex2 mem <= axi wdata mem s(6 downto 0);</pre>
                           when 268 = >
297
298
                              registre hex3 mem <= axi wdata mem s(6 downto 0);
299
                           when 272 =>
300
                               registre hex4 mem <= axi wdata mem s(6 downto 0);
301
                           when 276 =>
302
                               registre hex5 mem <= axi wdata mem s(6 downto 0);
303
304
305
                           when others => null;
306
                       end case;
307
                  end if;
308
              end if;
309
          end process;
310
311
312
313
      -- Write response channel
314
315
          process (reset s, axi clk i)
316
          begin
317
              -- En cas de reset
318
              if reset s = '1' then
319
                  -- Valeur par défaut
                  axi_bresp_s <= "00";
axi_bvalid_s <= '0';</pre>
320
321
322
              elsif rising edge (axi clk i) then
323
                  -- Si le master est pret à lire la réponse
324
                  if (axi bvalid s = '0' and axi bready i = '1') then
325
                      -- slave is ready to accept write data when
326
                      -- there is a valid write data
327
                       axi bvalid s <= '1';
328
                       -- Write response
329
                       axi bresp s
                                    <= "00";
330
                  else
                       axi bvalid s <= '0';
331
                       axi bresp s <= "--";
332
333
334
                  end if;
335
              end if;
336
          end process;
337
          -- Met à jours les sorties
338
          axi bresp o <= axi bresp s;
339
          axi bvalid o <= axi bvalid s;
340
341
```

when 0 =>

274

```
343
344
      -- Read address channel
345
346
          process (reset s, axi clk i)
347
          begin
348
              -- en cas de reset
349
              if reset s = '1' then
                  -- valeur par défaut
350
351
                 axi arready s <= '0';
352
                 axi araddr mem s <= (others => '1');
353
              elsif rising edge (axi clk i) then
354
                   -- Si une adresse de lecture est valide
                   if axi arready s = '0' and axi arvalid i = '1' then
355
356
                       -- indicates that the slave has acceped the valid read address
                       axi arready s <= '1';
357
358
                       -- Read Address memorizing
359
                       axi araddr mem s <= axi araddr i(AXI ADDR WIDTH-1 downto ADDR LSB);
360
                   else
361
                       axi arready s <= '0';</pre>
362
                   end if;
363
              end if;
364
          end process;
365
          -- Met à jour la sortie
366
          axi arready o <= axi arready s;
367
368
369
      -- Read data channel
370
371
          -- Implement axi_wready generation
372
          process (reset s, axi clk i)
373
          --number address to access 32 or 64 bits data
374
              variable int raddr v : natural;
375
          begin
376
377
              -- En cas de reset
              if reset s = '1' then
378
379
                  -- valeur par défaut
380
                   axi rvalid s <= '0';
381
                   axi_rdata_mem_s <= (others => '0');
382
                  axi rresp s
                                 <= "00";
383
384
                   irq source <= "0000";</pre>
385
                  irq s <= '0';
386
387
              elsif rising_edge(axi clk i) then
388
                   -- Gestion des interruptions
389
                   if (key val save (0) /= registre key mem(0) and registre key mem(0) =
                   key irq edge (0) and key irq mask (0) = '0') then
390
                       irq source(0) <= '1';</pre>
391
                       irq_s <= '1';
392
                   elsif (key_val_save(1) /= registre_key_mem(1) and registre_key_mem(1) =
                   key_irq_edge(1) and key irq mask(1) = '0') then
393
                       irq source(1) <= '1';</pre>
394
                       irq s <= '1';
                   elsif (key val save(2) /= registre key mem(2) and registre key mem(2) =
                   key_irq_edge(2) and key irq mask((2)) = (0)) then
396
                       irq source(2) \leftarrow '1';
397
                       irq s <= '1';
398
                   elsif (key val save(3) /= registre key mem(3) and registre key mem(3) =
                   key_irq_edge(3) and key_irq_mask(3) = '0') then
399
                       irq_source(3) <= '1';</pre>
                       irq s <= '1';
400
401
                   end if;
402
                   -- Met à jour l'ancienne valeur des keys
403
                   key val save <= registre key mem;</pre>
404
405
                   -- Si une lecture est faite
                   if (axi arready s = '1' and axi rvalid s = '0') then
406
407
```

```
409
                       axi rdata mem s <= (others => '0');
410
411
                       -- slave is ready to accept write data when
412
                       -- there is a valid write data
413
                       axi rvalid s <= '1';
414
415
                       -- read Data go
416
                      int raddr v := to integer(unsigned(axi araddr mem s));
417
                       axi rresp s <= "00";
418
419
                       -- En fonction de l'adresse qu'on souhaite lire
420
                       case int raddr v is
421
                           -- Lecture de la constante
422
                           when 0
                                  =>
423
                               axi rdata mem s <= registre cst mem;
424
                           -- Lecture du registre de test
425
                           when 1 \Rightarrow
426
                               axi rdata mem s <= registre test mem;
427
                           -- Lecture des leds
428
                           when 64 \Rightarrow
429
                              axi rdata mem s (9 downto 0) <= registre led mem;
430
                            -- Lecture des keys
431
                           when 128 =>
432
                               axi rdata mem s(3 downto 0) <= registre key mem;
433
                           -- lecture de la source d'interruption et acquitement
434
                           when 129
435
                               axi_rdata_mem_s(3 downto 0) <= irq_source;</pre>
436
                               irq s <= '0';
                               irq_source <= "0000";</pre>
437
438
439
                           -- lecture des masque des irq
440
441
                               axi rdata mem s(3 downto 0) <= key irq mask;
442
                           -- lecture des masque des irq
443
                           when 131 =>
444
                               axi rdata mem s(3 downto 0) <= key irq edge;
445
446
                           -- Lecture des switches
447
                           when 192
448
                               axi rdata mem s (9 downto 0) <= registre switch mem;
449
450
                           -- Lecture d'un afficheur 7 seg (256 - 276)
451
                           when 256
                                      =>
452
                               axi rdata mem s(6 downto 0) <= registre hex0 mem;
453
                           when 260 =>
454
                               axi rdata mem s(6 downto 0) <= registre hex1 mem;
455
                           when 264 =>
456
                               axi rdata mem s(6 downto 0) <= registre hex2 mem;
457
                           when 268 =>
458
                               axi rdata mem s(6 downto 0) <= registre hex3 mem;
459
                           when 272
                                     =>
460
                               axi rdata mem s(6 downto 0) <= registre hex4 mem;
461
462
                               axi rdata mem s(6 downto 0) <= registre hex5 mem;
463
464
465
                           when others =>
                               axi rresp s <= "00";
466
467
                       end case;
468
469
                  else
470
                       axi rvalid s <= '0';
471
                       axi_rresp s <= "--";</pre>
472
473
                  end if;
474
              end if;
475
          end process;
476
```

-- Pré-charge une lecture à 0

```
477
           -- Mise à jour de la ligne l'interruption
478
           irq o <= irq s;</pre>
479
480
            -- Mise à jour de la validité de lecture
481
           axi rvalid o <= axi rvalid s;
482
483
           -- Mise à jour des données lues
484
           axi rdata o <= axi rdata mem s;
485
486
           -- Mise à jour de la réponse de lecture
487
           axi_rresp_o <= axi_rresp_s;</pre>
488
489
490
           -- Mise à jour des sorties
                                   <= registre led mem;</pre>
491
           leds o (9 downto 0)
492
493
           hex0_o(6 downto 0)
                                      <= registre_hex0_mem;</pre>
494
                                      <= registre_hex1_mem;
<= registre_hex2_mem;</pre>
           hex1_o(6 downto 0)
495
           hex2 o(6 downto 0)
           hex3_o(6 downto 0) <= registre_hex3_mem;
hex4_o(6 downto 0) <= registre_hex4_mem;
hex5_o(6 downto 0) <= registre_hex5_mem;
496
497
498
499
500
501
      end rtl;
```