



Design of Embedded Hardware and Firmware Software Optimization 2

Andrea Guerrieri HES-SO//Genève

andrea.guerrieri@hesge.ch

Problem specifications





«Out-of-the-box» optimization

Function	-00	-01	-02	-03
conv_grayscale	127336549	44161114	41296763	41194172
(Time)	(2.547 s)	(0.883 s)	(0.826 s)	(0.824 s) 3.09x
sobel_x	729624798	129966322	109616923	29727206
(Time)	(14.592 s)	(2.599 s)	(2.192 s)	(0.595 s) ₂₄ .5 ⁴
sobel_y	729677739	129964177	109607580	27249940
(Time)	(14.594 s)	(2.599 s)	(2.192 s)	(0.545 s) 26.187
sobel_threshold	102849150	33664258	32015554	32126201
(Time)	(2.057 s)	(0.673 s)	(0.64 s)	(0.643 s) 3.201
TOTAL	1689488236	337755871	292536820	130297519
(Time)	(33.79 s)	(6.754 s)	(5.85 s)	(2.607 s)






et d'architecture de Genève


Loop unrolling + in-lining

Function	-00	-O0 (no loops)	-O0 (no loops, inline)
conv_grayscale	127336549	127071260	125935754
(Time)	(2.547 s)	(2.541 s)	(2.519 s)
sobel_x	729624798	425314676	325845850 \ 3.6.517 s)
(Time)	(14.592 s)	(8.506 s)	
sobel_y	729677739	425378323	320545780
(Time)	(14.594 s)	(8.508 s)	(6.411 s)
sobel_threshold	102849150	105635977	104956605
(Time)	(2.057 s)	(2.113 s)	(2.099 s)
TOTAL	1689488236	1083400236	877283989
(Time)	(33.79 s)	(21.67 s)	(17.55 s)
		1.56x	1.93x





Loop unrolling + in-lining






et d'architecture de Genève

Software Optimizations

So far only code-level modifications to remove the overhead...



Software Optimizations

So far only code-level modifications to remove the overhead...


How can we improve more?



et d'architecture de Genève

> First approximation:

Grayscale =
$$(R+G+B)/3$$



> First approximation:


Grayscale = (R+G+B)/3

➤ Rather black output










➤ Luminance (ITU-R Rec.601), approximated: Grayscale = 0.3*R + 0.59*G + 0.11*B

Grayscale = 0.3*R + 0.59*G + 0.11*B

```
void conv grayscale(void *picture,
                    int width,
                    int height) {
    int x,y,gray;
    unsigned short *pixels = (unsigned short *)picture , rgb;
    unsigned int temp;
    grayscale width = width;
    grayscape height = height;
    if (grayscale array != NULL)
        free(grayscale array);
    grayscale array = (unsigned char *) malloc(width*height);
    for (y = 0 ; y < height ; y++) {
        for (x = 0 ; x < width ; x++) {
            rgb = pixels[y*width+x];
            temp = (rgb>>11)\&0x1F; // red value
            gray = (temp*30)/100;
            temp = (rqb>>5)\&0x3F; // green value
            gray += (temp*59)/100;
            temp = rgb\&0x1F; // blue value
            gray += (temp*11)/100;
            IOWR 8DIRECT(grayscale array,y*width+x,gray);
```


Grayscale = 0.3*R + 0.59*G + 0.11*B





et d'architecture de Genève


Grayscale = 0.3*R + 0.59*G + 0.11*B





et d'architecture de Genève

Grayscale = 0.3*R + 0.59*G + 0.11*B






Grayscale = 0.3*R + 0.59*G + 0.11*B

```
void conv grayscale(void *picture,
                    int width,
                    int height) {
    int x,y,gray;
    unsigned short *pixels = (unsigned short *)picture , rgb;
    unsigned int temp;
    grayscale width = width;
    grayscape height = height;
    if (grayscale array != NULL)
        free(grayscale array);
    grayscale array = (unsigned char *) malloc(width*height);
    for (y = 0 ; y < height ; y++) {
        for (x = 0 ; x < width ; x++) {
            rgb = pixels[y*width+x];
            temp = (rgb>>11)\&0x1F; // red value
            gray = (temp*30)/100;
            temp = (rqb>>5)\&0x3F; // green value
            gray += (temp*59)/100;
            temp = rgb\&0x1F; // blue value
            gray += (temp*11)/100;
            IOWR 8DIRECT(grayscale array,y*width+x,gray);
```

~945 cycles/pixel





Grayscale $\sim = 0.33*R + 0.56*G + 0.11*B$


```
void conv grayscale(void *picture,
                    int width,
                    int height) {
    int x,y,qray;
    unsigned short *pixels = (unsigned short *)picture , rgb;
   grayscale width = width;
   grayscape height = height;
    if (grayscale array != NULL)
        free(grayscale array);
    grayscale array = (unsigned char *) malloc(width*height);
    for (y = 0 ; y < height ; y++) {
        for (x = 0 ; x < width ; x++) {
            rgb = pixels[y*width+x];
            gray = (((rgb>>11)&0x1F)<<3)*21; // red part
            gray += (((rgb>>5)\&0x3F)<<2)*72; // green part
            gray += (((rgb>>0)&0x1F)<<3)*7; // blue part
            qray /= 100;
            IOWR 8DIRECT(grayscale array,y*width+x,gray);
```

~800 cycles/pixel





Grayscale $\sim = 0.33*R + 0.56*G + 0.11*B$






Objdump:

```
b48:
            1080000b
                               ldhu
                                        r2,0(r2)
b4c:
             e0bffb0d
                               sth
                                        r2,-20(fp)
                              (((rgb>>11)&0x1F)<<3)*21; // red part
b50:
             e0bffb0b
                                        r2, -20 (fp)
                               ldhu
b54:
            1004d2fa
                                        r2, r2, 11
                               srli
b58:
            10bfffcc
                                        r2, r2, 65535
                               andi
b5c:
            100490fa
                               slli
                                        r2, r2, 3
b60:
            10803fcc
                                        r2, r2, 255
                               andi
b64:
            10800564
                               muli
                                        r2, r2, 21
b68:
            e0bffc15
                                        r2,-16(fp)
                               stw
                      gray += (((rgb>>5)&0x3F)<<2)*72; // green part
b6c:
                                        r2,-20(fp)
            e0bffb0b
                               ldhu
b70:
            1004d17a
                               srli
                                        r2, r2, 5
b74:
            10bfffcc
                                        r2, r2, 65535
                               andi
b78:
            1085883a
                               add
                                        r2, r2, r2
b7c:
            1085883a
                                        r2, r2, r2
                               add
b80:
            10803fcc
                                        r2, r2, 255
                               andi
b84:
            10801224
                                        r2, r2, 72
                               muli
b88:
            e0fffc17
                                        r3,-16(fp)
                               ldw
b8c:
            1885883a
                                        r2, r3, r2
                               add
b90:
            e0bffc15
                                        r2,-16(fp)
                               stw
                      gray += (((rgb>>0)\&0x1F)<<3)*7; // blue part
b94:
                                        r2,-20(fp)
            e0bffb0b
                               ldhu
b98:
                                        r2, r2, 3
            100490fa
                               slli
b9c:
            10803fcc
                                        r2, r2, 255
                               andi
ba0:
            108001e4
                               muli
                                        r2, r2, 7
ba4:
            e0fffc17
                               ldw
                                        r3,-16(fp)
ba8:
            1885883a
                                        r2, r3, r2
                               add
                                        r2,-16(fp)
             e0bffc15
bac:
                               stw
                      grav /= 100;
                                        r2,-16(fp)
bb0:
            e0bffc17
                               ldw
bb4:
            01401904
                                        r5,100
                               movi
bb8:
            1009883a
                                        r4, r2
                               mov
bbc:
            00022c80
                                        22c8 < divsi3>
                               call
bc0:
            e0bffc15
                                        r2,-16(fp)
                               stw
                      IOWR_8DIRECT(grayscale_array,y*width+x,gray);
                                        r2,-25804 (gp)
            d0a6cd17
bc4:
                               ldw
                                        r4,-28(fp)
bc8:
             e13ff917
                               ldw
```

Grayscale $\sim = 0.33*R + 0.56*G + 0.11*B$

Operations:

7







et d'architecture de Genève

Grayscale $\sim = 0.33*R + 0.56*G + 0.11*B$ Operations: +10





et d'architecture de Genève





Division: 33 operations

```
000022c8 < divsi3>:
    22c8:
                                   blt
                                            r4,zero,2338 <__divsi3+0x70>
                 20001b16
    22cc:
                 000f883a
                                   mov
                                            r7.zero
    22d0:
                 28001616
                                   blt
                                            r5, zero, 232c < __divsi3+0x64>
    22d4:
                 200d883a
                                   mov
                                            r6.r4
    22d8:
                 29001a2e
                                            r5,r4,2344 < divsi3+0x7c>
                                   baeu
    22dc:
                 00800804
                                   movi
                                            r2,32
    22e0:
                                            r3,1
                 00c00044
                                   movi
    22e4:
                                            22ec < divsi3+0x24>
                 00000106
                                   br
    22e8:
                                            r2,zero,2320 < divsi3+0x58>
                 10000d26
                                   bea
    22ec:
                 294b883a
                                   add
                                            r5, r5, r5
    22f0:
                 10bfffc4
                                   addi
                                            r2, r2, -1
    22f4:
                                   add
                                            r3, r3, r3
                 18c7883a
    22f8:
                 293ffb36
                                   bltu
                                            r5,r4,22e8 < divsi3+0x20>
    22fc:
                 0005883a
                                   mov
                                            r2, zero
    2300:
                                            r3, zero, 2320 < divsi3+0x58>
                 18000726
                                   beq
    2304:
                 0005883a
                                   mov
                                            r2, zero
    2308:
                                            r6, r5, 2314 < divsi3+0x4c>
                 31400236
                                   bltu
    230c:
                 314dc83a
                                   sub
                                            r6, r6, r5
    2310:
                                            r2, r2, r3
                 10c4b03a
                                   or
    2314:
                 1806d07a
                                   srli
                                            r3, r3, 1
    2318:
                 280ad07a
                                   srli
                                            r5, r5, 1
    231c:
                 183ffa1e
                                   bne
                                            r3,zero,2308 < divsi3+0x40>
    2320:
                                            r7,zero,2328 <__divsi3+0x60>
                 38000126
                                   beq
    2324:
                 0085c83a
                                   sub
                                            r2, zero, r2
    2328:
                 f800283a
                                   ret
    232c:
                 014bc83a
                                   sub
                                            r5, zero, r5
    2330:
                 39c0005c
                                   xori
                                            r7, r7, 1
    2334:
                 003fe706
                                   br
                                            22d4 < divsi3+0xc>
                                            r4, zero, r4
    2338:
                 0109c83a
                                   sub
    233c:
                 01c00044
                                   movi
                                            r7,1
    2340:
                 003fe306
                                   br
                                            22d0 < divsi3+0x8>
                 00c00044
    2344:
                                   movi
                                            r3,1
    2348:
                 003fee06
                                   br
                                            2304 < divsi3+0x3c>
```





Nios II Reference Guide

Table 60. Hardware Multiply and Divide Details for the Nios II/f Core

ALU Option	Hardware Details	Cycles per Instruction	Result Latency Cycles	Supported Instructions
No hardware multiply or divide	Multiply and divide instructions generate an exception	-	-	None
Logic elements	ALU includes 32 x 4-bit multiplier	11	+2	mul, muli
continued				
32-bit multiplier	ALU includes 32 x 32-bit multiplier	1	+2	mul, muli, mulxss, mulxsu, mulxuu
16-bit multiplier	ALU includes 3 16 x 16-bit multiplier	1	+2	mul, muli
16-bit multiplier	ALU includes 4 16 x 16-bit multiplier	2	+2	mul, muli, mulxss, mulxsu, mulxuu
Hardware divide	ALU includes SRT Radix-2 divide circuit	35	+2	div, divu









> Do we need a lot of precision in the division?



- > Do we need a lot of precision in the division?
- > Not really, we could substitute the division by a bit shift



- > Do we need a lot of precision in the division?
- > Not really, we could substitute the division by a bit shift
- ➤ It is important to:
 - Check constant values
 - ➤ Check Underflow and Overflow conditions
 - ➤ Minimize the introduced error





- > Do we need a lot of precision in the division?
- > Not really, we could substitute the division by a bit shift
- ➤ It is important to:
 - Check constant values
 - Check Underflow and Overflow conditions
 - ➤ Minimize the introduced error
- ➤ By removing the division, you can gain from ~800 to ~580 cycles/pixel (1.38x)



➤ With this optimization, what happened with the players: area, performance, power consumption, time-to-market?



- ➤ With this optimization, what happened with the players: area, performance, power consumption, time-to-market?
- ➤ Can we optimize more?




Nios II Reference Guide

Table 60. Hardware Multiply and Divide Details for the Nios II/f Core

ALU Option	Hardware Details	Cycles per Instruction	Result Latency Cycles	Supported Instructions
No hardware multiply or divide	Multiply and divide instructions generate an exception	_	-	None
Logic elements	ALU includes 32 x 4-bit multiplier	11	+2	mul, muli
continued				
32-bit multiplier	ALU includes 32 x 32-bit multiplier	1	+2	mul, muli, mulxss, mulxsu, mulxuu
16-bit multiplier	ALU includes 3 16 x 16-bit multiplier	1	+2	mul, muli
16-bit multiplier	ALU includes 4 16 x 16-bit multiplier	2	+2	mul, muli, mulxss, mulxsu, mulxuu
Hardware divide	ALU includes SRT Radix-2 divide circuit	35	+2	div, divu





- ➤ With this optimization, what happened with the players: area, performance, power consumption, time-to-market?
- ➤ Can we optimize more?
 - ➤ Using optimized multipliers?



- ➤ With this optimization, what happened with the players: area, performance, power consumption, time-to-market?
- ➤ Can we optimize more?
 - ➤ Using optimized multipliers?
 - ➤ Other parts of the code?





Other optimizations?

IN ENGINEERING

Grayscale $\sim = 0.33*R + 0.56*G + 0.11*B$

```
void conv grayscale(void *picture,
                    int width,
                    int height) {
    int x,y,qray;
    unsigned short *pixels = (unsigned short *)picture , rgb;
   grayscale width = width;
    grayscape height = height;
    if (grayscale array != NULL)
        free(grayscale array);
    grayscale array = (unsigned char *) malloc(width*height);
    for (y = 0 ; y < height ; y++) {
        for (x = 0 ; x < width ; x++) {
            rgb = pixels[y*width+x];
            gray = (((rgb>>11)&0x1F)<<3)*21; // red part
            gray += (((rgb>>5)\&0x3F)<<2)*72; // green part
            gray += (((rgb>>0)&0x1F)<<3)*7; // blue part
            qray /= 100;
            IOWR 8DIRECT(grayscale array,y*width+x,gray);
```

~800 → ~480 cycles/pixel




hepia

- ➤ With this optimization, what happened with the players: area, performance, power consumption, time-to-market?
- ➤ Can we optimize more?
 - ➤ Using optimized multipliers?
 - ➤ Other parts of the code?
 - ➤ Anything else?




➤ How would you implement it in HW?






➤ How would you implement it in HW?



➤ Shifting and slicing



➤ How would you implement it in HW?



- ➤ Shifting and slicing
- ➤ Multipliers and adders






- ➤ How would you implement it in HW?
 - ➤ Shifting and slicing
 - ➤ Multipliers and adders
 - ▶ Parallelism



- ➤ How would you implement it in HW?
 - ➤ Shifting and slicing
 - Multipliers and adders
 - **≻**Parallelism
- >In SW:
 - ➤1 LOAD + 1 OPERATION + 1 STORE
 - >+ loop control



- ➤ How would you implement it in HW?
 - ➤ Shifting and slicing
 - Multipliers and adders
 - > Parallelism
- >In SW:
 - ➤1 LOAD + 1 OPERATION + 1 STORE
 - >+ loop control
- ➤ What happened with the players: area, performance, power consumption, time-to-market?





et d'architecture de Genève