Design of Embedded Hardware and Firmware

"System On Programmable Chip"

Programmable interface design

GPIO exemple

Andres Upegui, René Beuchat

Laboratoire de Systèmes Numériques hepia/HES-SO 4, rue de la Prairie, CH-1202 Genève

Andres.upegui@hesge.ch



Goal


Example of a development methodology of a programmable parallel port interface

The objective here is to design an interface for an Avalon bus as a slave module.


The main characteristics of the module are:

- → Bidirectional Port,
- → Programmable Direction for each bit
- → Special features for modifying the port bits





Typical SOPC






Parallel Port Interface (1)

- 8 bits bidirectional Port,
 - Each pin can be specified as input or output
 - The direction is specified in RegDir, (0 : input, 1 : output)
 - The direction can be read back

The state of the port at the pin level can be read in : RegPin





Parallel Port Interface (2)

- ➤ The state value is stored in a register:
 RegPort → Port Register
- > 3 possible ways to modify register value :
- 1. RegPort: Direct memorized value: '0' or '1'
- 2. RegSet: The bits specified at '1' level during the write cycle at this address, are saved as '1' in the register, the others bits are not changed
- 3. RegClr: The bits specified at '1' level during the write cycle at this address, are saved as '0' in the register, the others bits are not changed
- This register can be read back







Programmable interface design: Methodology

- Identify inputs-outputs of the interface (entity)
- Define a register model.
 - The register model is the interface between hardware and software.
 - Typically there are control, status and data registers.
 - For the software programmer the interface must remain as simple to use as possible.
 - Try to avoid unnecessary hardware complexity.
- Create your interface architecture:
 - From registers generate outputs.
 - From inputs write on registers.
 - Other registers may also store system state





Parallel Port Module on Avalon: I/O






I/O Addresses in the module: register model

Write Registers	DataWrite [70]	Read Registers	DataRead [70]
RegDir	→ iRegDir	RegDir	iRegDir →
_	Don't care	RegPin	ParPort →
RegPort	→ iRegPort	RegPort	iRegPort →
RegSet	→ iRegPort	_	0x00
RegClr	→ iRegPort	_	0x00
_	Don't care	_	0x00
_	Don't care	_	0x00
	Don't care		0x00
	Registers RegDir - RegPort RegSet	Registers [70] RegDir → iRegDir Don't care RegPort → iRegPort RegClr → iRegPort Pon't care Don't care Don't care Don't care	Registers [70] Registers RegDir → iRegDir RegDir - Don't care RegPin RegPort → iRegPort RegPort RegClr → iRegPort - - Don't care - - Don't care - - Don't care -


Parallel Port Module on Avalon





a

Parallel Port Module: from Registers to outputs





i a

Entity

```
ENTITY ParallelPort IS
  PORT (
  -- Avalon interfaces signals
     Clk : IN std logic;
     nReset : IN std logic;
     Address: IN std logic vector (2 DOWNTO 0);
     ChipSelect : IN std logic;
     Read: IN std logic;
     Write : IN
                    std logic;
     ReadData: OUT std logic vector (7 DOWNTO 0);
     WriteData : IN
                        std logic vector (7 DOWNTO 0);
  -- Parallel Port external interface
     ParPort : INOUT std logic vector (7 DOWNTO 0)
   );
End ParallelPort;
```



Architecture: Internal signals

-- signals for register access

```
iRegDir : std_logic_vector (7 DOWNTO 0);
iRegPort: std_logic_vector (7 DOWNTO 0);
iRegPin : std_logic_vector (7 DOWNTO 0);
```

ParallelPort Architecture, registers access (write)

```
ARCHITECTURE comp OF ParallelPort IS
... SIGNAL ...
BEGIN
   process(Clk, nReset)
   begin
       if nReset = '0' then
          ....
       elsif rising edge(Clk) then
            if ChipSelect = '1' and Write = '1' then -- Write cycle
               case Address(2 downto 0) is
                  when "000" => iRegDir <= WriteData ;
                  when "010" => iRegPort <= WriteData;
                  when "011" => iRegPort <= iRegPort OR WriteData;
                  when "100" => iRegPort <= iRegPort AND NOT WriteData;
                  when others => null:
               end case;
            end if:
       end if;
    end process pReqWr;
```



ParallelPort Architecture, registers access (read)

-- Read from registers with wait 0

```
ReadData <= iRegDir when Address= "000" else iRegPin when Address= "001" else iRegPort when Address= "010" else "000000000";
```

Partially ok... because:

ParallelPort Architecture, registers access (read)

-- Read Process from registers with wait 1

```
pRegRd:
   process (Clk)
   begin
      if rising edge(Clk) then
        if ChipSelect = '1' and Read = '1' then -- Read cycle
           case Address(2 downto 0) is
             when "000" => ReadData <= iRegDir;
             when "001" => ReadData <= iRegPin;
             when "010" => ReadData <= iRegPort;
             when others => null;
           end case;
          end if;
      end if;
   end process pRegRd;
```



ParallelPort Architecture, external interface

```
iRegDir(i)
 -- Parallel Port output value
 pPort:
   process(iRegDir, iRegPort)
   begin
                                                                       ParPort (i)
                                    iRegPort(i)
   for i in 0 to 7 loop
    if iRegDir(i) = '1' then
     ParPort(i) <= iReqPort(i);</pre>
    else
     ParPort(i) <= 'Z';</pre>
    end if;
                                    iRegPin(i)
   end loop;
   end process pPort;
 -- Parallel Port Input value
   iRegPin <= ParPort;</pre>
                                                                        External
END comp;
                                                                        world
                                                     FPGA
```

