# Design of Embedded Hardware and Firmware Simulation, Verification & Debugging

Andres Upegui

Laboratoire de Systèmes Numériques hepia/HES-SO 4, rue de la Prairie, CH-1202 Genève

Andres.upegui@hesge.ch



et d'architecture de Genève


## Simulation, Verification & Debugging... Why?

- Complexity enhancement increases the probabilities of inserting bugs in your system.
- After describing a hardware architecture using VHDL we need to make sure it works. Several options are possible:
- Trial and error... really an option?
- → Simulation or manual verification
- → Automatic verification
- On-chip debugging






#### **Conventional design flow**






#### Simulation or manual verification

- Modelsim allows you to perform a simple initial functional verification of your system with a few simple steps:
  - Compile your VHDL code.
  - Write some input stimuli from the command line.
  - Select the signals you want to observe.
  - Run simulation.
  - Analyze the resulting time-diagram.



#### **Event-driven simulation**






## Simulation or manual verification (2)

- Command lines can also be scripted as a .do file.
- Script exemple:



# Simulation or manual verification (3)



sim:/lod\_ctrl

Delta: 0

Now: 600,600 ps

0 ps to 644290 ps

## Simulation or manual verification (4)

#### Advantages:


- fast and easy to setup and use.

#### Disadvantages:

- "human-in-the-loop" verification process.
- It can be very tedious for manually generating every test to be evaluated.
- It is up to you to verify behavior correctness.
- Complex designs may have many signals to analyze... and should be run for a long time.


A smarter approach is needed...





#### **Automatic verification: Testbench**

• A testbench can be used for generating input stimuli and verifing responses through output signals.



**DUT = Design Under Test** 





## **Testbench: signal generation**

- Input signals for DUT are force by the tester.
- Using the wait and after commands is almost mandatory.

```
•Example:
                    constant CLK PERIOD: time:=40 ns;
                    a<='0', '1' after 10 ns, '0' after 20 ns, '1' after 60 ns;
                    b<='0', '1' after CLK PERIOD, '0' after 2*CLK PERIOD;
                    generateur: process
                         begin
                             c <= '0':
                             wait for 10ns:
                             c <= '1':
                             wait for 10ns:
                             c <= '0';
                             wait for 40ns:
                             c <= '1';
                             wait:
                         end process:
```



## **Testbench: signal generation (2)**

Example: reset and clock generation

```
constant CLK PERIOD: time:=40 ns;
                                         constant CLK PERIOD: time:=40 ns;
signal nreset: std_logic;
                                         signal clk: std logic;
reset process: process
                                         clk process: process
  begin
                                             begin
    nreset<='0':
                                              clk<='0';
    wait for CLK PERIOD;
                                              wait for CLK_PERIOD/2;
    nreset<='1';
                                              clk < ='1':
    wait:
                                              wait for CLK PERIOD/2;
end process;
                                             end process;
```

#### **Testbench: assertions**

•The assert command permits to evaluate conditions and display a diagnostic message during a simulation. It is thus possible to verify whether an affirmation is true or false. If the affirmation is false, we refer to it as an assertion violation and a message is generated.

#### **Syntaxis**

```
assert boolean_expression
report expression
severity level; -- the severity_level type is defined in the STD library.
type severity_level is (note, warning, error, failure);
```

#### **Exemple:**

assert result=15 report "incorrect result" severity error;





#### **Exemple 1: Testbench for ALU**

```
-- Testbench for ALU able to perform +, -, xor and and operations
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity simple alu tb is -- empty entity, no inputs neither outputs
end simple alu tb;
architecture behavioral of simple_alu_tb is
    component simple alu -- component declaration
    port(
        A : in std_logic_vector(3 downto 0);
         B: in std logic vector(3 downto 0);
         operation : in std_logic_vector(1 downto 0);
         output : out std logic vector(3 downto 0);
         equal: out std logic
    end component;
```



#### Exemple 1: ALU (2)

```
-- signal declaration
    signal A : std logic vector(3 downto 0);
   signal B : std_logic_vector(3 downto 0);
    signal operation : std logic vector(1 downto 0);
    signal output : std logic vector(3 downto 0);
    signal equal : std logic;
begin
    simple_alu_to_test: simple_alu
                                         -- component instantiation
    port map(
       A => A.
        B => B.
        operation => operation,
        output => output,
        equal => equal
    );
```



## Exemple 1: ALU (3) – stimuli generation

```
-- stimuli generation
process
begin
    for op in 0 to 3 loop
        for i in 0 to 15 loop
            for j in 0 to 15 loop
                A<=conv_std_logic_vector(i,4);
                B<=conv std logic vector(j,4);
                operation <= conv_std_logic_vector(op,2);
                wait for 10 ns;
```

#### Exemple 1: ALU (4) – assertion verification

```
case op is -- assertion verification
                  when 0 = >
                      assert output=A+B report "Error in addition" severity error;
                  when 1 = >
                      assert output=A-B report "Error in subtraction" severity error;
                  when 2 = >
                      assert output=(A xor B) report "Error in xor" severity error;
                  when 3 = >
                      assert output=(A and B) report "Error in and" severity error;
                  when others=>
                      report "Error in operation";
               end case:
               assert (A=B) xor (equal='0') report "Equality error" severity error;
             end loop;
         end loop;
    end loop;
    wait:
    end process:
end behavioral;
```



# Exemple 2: DMA-LCD (1) – Configuring DMA transfer

Configuring transfer: setting source address to 0xDA7A en transfer size to 0xA

Enabling transfer: setting bit 0 of reg 4 to 1




**NOTE**: The code for this testbench is available on the moodle webpage



#### **Exemple 2: DMA-LCD (2) – Performing DMA transfer**

Avalon master: Consecutive read access from the memory.




Consecutive writings to the LCD



Haute école du paysage, d'ingénierie et d'architecture de Genève

## Exemple 2: DMA-LCD (3)- Completing DMA transfer



NOTE: The IRQ signal must be maintained until an acknowledge is done by the processor





#### Exemple 2: DMA-LCD (3)– Assertions

```
assert not(dma_access_cnt < DMA_TEST_IMG_SIZE) report "LCD DMA
test: number of dma accesses is lower than image size"
severity error;

assert end_of_transaction_irq_s = '0' report "LCD DMA test:
IRQ flag couldn't be cleared " severity error;

assert lcd_cs_n_s = '0' report "LCD bus monitor: timing error,
lcd_cs_n_s should be low " severity error;


assert lcd_wr_n_s = '1' report "LCD bus monitor: timing error,
lcd_wr_n_should be high" severity error;</pre>
```



## On-chip debugging: Signal Tap logic analyzer


- →Captures the Logic State of FPGA Internal Signals Using a Defined Clock Signal
- →Gives Designers Ability to Monitor Buried Signals
- →Connects to Quartus II through FPGA JTAG Pins
- →Captures Real-Time Data
  - → Up to 200 Mhz
- →Is Available for Free
  - → Installed with Full Subscription or Web Edition
  - → Installed with Stand-Alone Programmer






## On-chip debugging: Signal Tap logic analyzer

- →Embedded Logic Analyzer
- →Downloads into Device with Design
- →Captures State of Internal Nodes
- →Uses JTAG for Communication






#### STP sampling and trigger setup



#### **STP File Waveform Viewer**






et d'architecture de Genève

#### **STP Triggering**

All Signals Must Be True for Level to Cause Data Capture



#### STP data acquisition

#### Run, Autorun, Stop



#### Format in Sample Number

