



Java Memory Model

Guide to implementing lock-free data-structures

Recap from previous session “x86 model”




- X86 we just need to remember this
- (from my previous talk)
- TSO order, only store-load can get reorder by x86



Why Java memory model


1. Write once run anywhere
(remember that)
2. Work not just on x86
3. Compiler optimizations
4. Compiler Re-ordering is WILD
compared to hardware !



Learn by implementing a simple lock-free data structure from Linux kernel called SeqLock

What is it ?

SeqLock, Type of Readers/writer lock

- 
-
- Been in kernel since 2002 nearly 20 years and works very well.
 - Writer is wait-free
 - Reader are lock-free (but may have to retry)



What is it

Type of Readers/writer locks

- Share some data across threads
- Single write updating the data in-place
- Multiple readers that want to read the updates
- Reader are okay to retry if writing is in progress

Type of Readers/writer locks

- Single thread writes/update two long values in-place
- Multiple reader want to see a consistent view of this update
- Write can never be blocked or wait

```
1 public class Record {
2
3     long data0;
4     long data1;
5
6     //return -1 if read was not possible
7     //multiple thread can read
8     long read(long[] buffer) {
9
10
11     }
12
13     //lets assume single writer thread for simplicity
14
15     long write(long val0, long val1) {
16
17     }
18
19
20 };
21
```


What could go wrong

- Works fine if just one thread does both reads and writes
- Multiple threads means reader will likely see partial updates

```
public class Record {  
  
    long data0;  
    long data1;  
  
    //return -1 if read was not possible  
    //other-wise return the version number of data that was read  
    //mutiple thread can read  
    ///return -1 if error  
    long read(long[] buffer) {  
  
        buffer[0] = data0;  
        buffer[1] = data1;  
  
        return 0;  
    }  
  
    //lets assume single writer thread for simplicity  
    //return -1 if error  
    long write(long val0, long val1) {  
  
        data0 = val0;  
        data1 = val1;  
        return 0;  
    }  
}
```

Idea based of SeqLock in linux kernel

- Introduce a field version
- Think of it as version of the data
- But also used as synchronization mechanism between readers and writers

```
public class Record {  
  
    long data0;  
    long data1;  
  
    long version  
  
    //return -1 if read was not possible  
    //other-wise return the version number of data that was read  
    //mutiple thread can read  
    ///return -1 if error  
    long read(long[] buffer) {  
  
        buffer[0] = data0;  
        buffer[1] = data1;  
  
        return 0;  
    }  
  
    //lets assume single writer thread for simplicity  
    //return -1 if error  
    long write(long val0, long val1) {  
  
        data0 = val0;  
        data1 = val1;  
        return 0;  
    }  
}
```

Key Idea Odd/Even version number


- *Odd* version number means write in progress
- *Even* version number means write has completed

```
1 public class Record {
2
3     long data0;
4     long data1;
5     long version;
6
7     //return -1 if read was not possible
8     //other-wise return the version number of data that was read
9     //mutiple thread can read
10    long read(long[] buffer) {
11
12
13    }
14
15    //lets assume single writer thread for simplicity
16    //return the new version number for the data
17    long write(long val0, long val1) {
18
19        final long v = version;
20
21        //increment the version before writing ,
22        //this signals to the reader a write is in progress
23        version = v + 1;
24
25        data0 = val0;
26        data1 = val1;
27
28        //increment again to tell reader write is done
29        version = v + 2;
30
31    }
32
33
34 };
```

Isaiah Perumalla

Reader side
only read
even
versions

```
1 public class Record {
2
3     long data0;
4     long data1;
5     long version;
6
7     //return -1 if read was not possible
8     //other-wise return the version number of data that was read
9     //mutiple thread can read
10    long read(long[] buffer) {
11        final long v1 = version
12
13        //check if write is in progress
14        //if v1 is odd then write is in progress
15        if ((v1 & 1) != 0) {
16            return -1;
17        }
18
19        buffer[0] = data0;
20        buffer[1] = data1;
21
22        //check the version didnt change while we were reading
23        final long v2 = version;
24
25        if (v1 != v2) return -1; //return -1, failed to read if write modified during read
26
27        return v2;
28    }
```

What could
possibly go wrong
!

```
long read(long[] buffer) {
    final long v1 = version;

    //check if write is in progress
    // if v1 is odd then write is in progress
    if ((v1 & 1) != 0) {
        return -1;
    }

    buffer[0] = data0;
    buffer[1] = data1;

    //re-read version so we can check data was not modified just after we read
    final long v2 = version;
    if (v1 != v2) return -1; // return -1 , failed to read as data was modified by writer mid way through our read

    return v2;
}

//lets assume single writer thread for simplicity
//return -1 if error
long write(long val0, long val1) {
    //invariant version is even
    final long v = version;
    version = v + 1; // increment version , (version becomes odd) , to signal to readers write is in progress
    //updated data
    data0 = val0;
    data1 = val1;

    //increment version again, (version becomes even) to tell reader write is done
    version = v + 2;

    //invariant version is even
    return version;
}
```

Optimising Compilers are Wild !

- Code you write is not what gets executed
- Let's look at the write() method

```
//lets assume single writer thread for simplicity
//return the new version number for the data
long write(long val0, long val1) {

    final long v = version;

    //increment the version before writing ,
    //this signals to the reader a write is in progress
    version = v + 1;

    data0 = val0;
    data1 = val1;

    //increment again to tell reader write is done
    version = v + 2;

}

};
```

Compilers are Wild !

```
31
32 //lets assume single writer thread for simplicity
33 //return the new version number for the data
34 long write(long val0, long val1) {
35
36
37
38
39     data0 = val0;
40     data1 = val1;
41
42     //legal for compile to re-order like this
43     //as end result from single Thread point of view is same
44     version = version + 2;
45
46 }
47
48
```

- Can be re-ordered like this
- Would totally break our invariant for our data-structure

How do we know this can happen?

```
31
32 //lets assume single writer thread for simplicity
33 //return the new version number for the data
34 long write(long val0, long val1) {
35
36
37
38
39     data0 = val0;
40     data1 = val1;
41
42     //legal for compile to re-order like this
43     //as end result from single Thread point of view is same
44     version = version + 2;
45
46 }
47
48
```

- Can be re-ordered like this
- Would totally break our invariant for our data-structure

Re-order in Action C2 Compiler Assembly Proves this

```
[Verified Entry Point]
0x00007ff4600cb850: sub rsp,0x18
0x00007ff4600cb857: mov QWORD PTR [rsp+0x10],rbp ;*synchronization entry
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@-1 (line 61)
0x00007ff4600cb85c: mov QWORD PTR [rsi+0x18],rdx ;*putfield dataLong0 {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@12 (line 63)
0x00007ff4600cb860: mov QWORD PTR [rsi+0x20],rcx ;*putfield dataLong1 {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@17 (line 64)
0x00007ff4600cb864: mov eax,0x2
0x00007ff4600cb869: add rax,QWORD PTR [rsi+0x10] ;*ladd {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@26 (line 66)
0x00007ff4600cb86d: mov QWORD PTR [rsi+0x10],rax ;*putfield version {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@27 (line 66)
0x00007ff4600cb871: add rsp,0x10
0x00007ff4600cb875: pop rbp
0x00007ff4600cb876: mov r10,QWORD PTR [r15+0x108]
0x00007ff4600cb87d: test DWORD PTR [r10],eax ; {poll_return} *** SAFEPOINT POLL ***
```

```
31
32 //lets assume single writer thread for simplicity
33 //return the new version number for the data
34 long write(long val0, long val1) {
35
36
37
38
39     data0 = val0;
40     data1 = val1;
41
42     //legal for compile to re-order like this
43     //as end result from single Thread point of view is same
44     version = version + 2;
45
```

```
46 }           Isaiah Perumalla
47
48
```

Re-order in Action

C2 Compiler

Assembly

Proves this

```
31
32 //lets assume single writer thread for simpli
33 //return the new version number for the data
34 long write(long val0, long val1) {
35
36
37
38
39     data0 = val0;
40     data1 = val1;
41
42     //legal for compile to re-order like this
43     //as end result from single Thread point
44     version = version + 2;
45
46 }
47
48
```

[Verified Entry Point]

0x00007ff4600cb850: sub rsp,0x18

0x00007ff4600cb857: mov QWORD PTR [rsp+0x10],rbp ;synchronization entry

0x00007ff4600cb85c: mov QWORD PTR [rsi+0x18],rdx ; - com.isaiahp.concurrent.BrokenOrdering\$Record::write@-1 (line 61)

0x00007ff4600cb860: mov QWORD PTR [rsi+0x20],rcx ;*putfield dataLong0 {reexecute=0 rethrow=0 return_oop=0}

0x00007ff4600cb864: mov eax,0x2 ; - com.isaiahp.concurrent.BrokenOrdering\$Record::write@12 (line 63)

0x00007ff4600cb869: add rax,QWORD PTR [rsi+0x10] ;*putfield dataLong1 {reexecute=0 rethrow=0 return_oop=0}

0x00007ff4600cb86d: mov QWORD PTR [rsi+0x10],rax ; - com.isaiahp.concurrent.BrokenOrdering\$Record::write@17 (line 64)

0x00007ff4600cb871: add rsp,0x10 ;*add {reexecute=0 rethrow=0 return_oop=0}

0x00007ff4600cb875: pop rbp ; - com.isaiahp.concurrent.BrokenOrdering\$Record::write@26 (line 66)

0x00007ff4600cb876: mov r10,QWORD PTR [r15+0x108] ;*putfield version {reexecute=0 rethrow=0 return_oop=0}

0x00007ff4600cb87d: test DWORD PTR [r10],eax ; - com.isaiahp.concurrent.BrokenOrdering\$Record::write@27 (line 66)

0x00007ff4600cb87d: test DWORD PTR [r10],eax ; {poll_return} *** SAFEPOINT POLL ***

Let use
VOLATILES
What could
possibly go
wrong !

```
1 public class Record {
2
3     private long data0;
4     private long data1;
5
6     private volatile long version;
7
8
9     //lets assume single writer thread for simplicity
10    //return -1 if error
11    long write(long val0, long val1) {
12
13
14        final long v = version;
15        // increment version , (version becomes odd)
16        //to signal to readers write is in progress
17
18        //Volatile write
19        version = v + 1;
20        //updated data
21        data0 = val0;
22        data1 = val1;
23
24        //increment version again, (version becomes even) to tell reader write is done
25        //Volatile write
26        version = v + 2;
27
28        //invariant version is even
29        return version;
30    }
31
32
33    //return -1 if read was not possible
34    //other-wise return the version number of data that was read
35    //mutiple thread can read
36
37    long read(long[] buffer) {
38        //Volatile Read
39        final long v1 = version;
40
41        //check if write is in progress
42        // if v1 is odd then write is in progress
43        if ((v1 & 1) != 0) {
44            return -1;
45        }
46    }
47 }
```

```

Verified Entry Point]
x00007ff4600cb850: sub rsp,0x18
x00007ff4600cb857: mov QWORD PTR [rsp+0x10],rbp ;*synchronization entry
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@-1 (line
                                ; *putfield dataLong0 {reexecute=0 rethrow=0 return_oop=0}
x00007ff4600cb85c: mov QWORD PTR [rsi+0x18],rdx ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@12 (line
                                ; *putfield dataLong1 {reexecute=0 rethrow=0 return_oop=0}
x00007ff4600cb860: mov QWORD PTR [rsi+0x20],rcx ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@17 (line
                                ; *ladd {reexecute=0 rethrow=0 return_oop=0}
x00007ff4600cb864: mov eax,0x2                  ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@26 (line
x00007ff4600cb869: add rax,QWORD PTR [rsi+0x10] ; *putfield version {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@27 (line
x00007ff4600cb86d: mov QWORD PTR [rsi+0x10],rax
x00007ff4600cb871: add rsp,0x10
x00007ff4600cb875: pop rbp
x00007ff4600cb876: mov r10,QWORD PTR [r15+0x108]
x00007ff4600cb87d: test DWORD PTR [r10],eax ; {poll_return} *** SAFEPOINT POLL ***

31
32 //lets assume single writer thread for simplicity
33 //return the new version number for the data
34 long write(long val0, long val1) {
35
36
37
38
39     data0 = val0;
40     data1 = val1;
41
42     //legal for compile to re-order like this
43     //as end result from single Thread point of view is same
44     version = version + 2;
45
46 }
47
48

```

JIT compiles at runtime and assembly code is not static can be re-generated.


```


Verified Entry Point]
x00007ff4600cb850: sub rsp,0x18
x00007ff4600cb857: mov QWORD PTR [rsp+0x10],rbp ;*synchronization entry
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@-1 (line
                                ; *putfield dataLong0 {reexecute=0 rethrow=0 return_oop=0}
x00007ff4600cb85c: mov QWORD PTR [rsi+0x18],rdx ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@12 (line
                                ; *putfield dataLong1 {reexecute=0 rethrow=0 return_oop=0}
x00007ff4600cb860: mov QWORD PTR [rsi+0x20],rcx ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@17 (line
                                ; *ladd {reexecute=0 rethrow=0 return_oop=0}
x00007ff4600cb864: mov eax,0x2                  ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@26 (line
x00007ff4600cb869: add rax,QWORD PTR [rsi+0x10] ; *putfield version {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@27 (line
x00007ff4600cb86d: mov QWORD PTR [rsi+0x10],rax
x00007ff4600cb871: add rsp,0x10
x00007ff4600cb875: pop rbp
x00007ff4600cb876: mov r10,QWORD PTR [r15+0x108]
x00007ff4600cb87d: test DWORD PTR [r10],eax ; {poll_return} *** SAFEPOINT POLL ***

31
32 //lets assume single writer thread for simplicity
33 //return the new version number for the data
34 long write(long val0, long val1) {
35
36
37
38
39     data0 = val0;
40     data1 = val1;
41
42     //legal for compile to re-order like this
43     //as end result from single Thread point of view is same
44     version = version + 2;
45
46 }
47
48

```

JIT compiles at runtime and assembly code is not static can be re-generated.

JIT can generate native code many times using different compilers for different methods !



Compilers are Wild ! A new re-order possible !

- Can be re-ordered like this and legal event with volatile version !
- Again Would totally break our invariant for out data-structure
- ***I have Jcstress Test case to prove this can and will happen time to time***

```
1 public class Record {
2
3     private long data0;
4     private long data1;
5
6     private volatile long version;
7
8
9     //lets assume single writer thread for simplicity
10    //return -1 if error
11    long write(long val0, long val1) {
12
13
14        final long v = version;
15
16        ...//updated data
17        data0 = val0;
18        data1 = val1;
19
20
21        //Volatile write
22        version = v + 1;
23
24
25
26        //Volatile write
27        version = v + 2;
28
29        //invariant version is even
30        return version;
31
32    }
33 }
```



Program language Memory Model

- Java was the first mainstream language to try to produce one
- More recently C++ and Rust have improved on this and is lot more precise
- Java 11 onwards is moving towards similar model to C++

Program language Memory Model

- It a contract between programmer , compiler and hardware
- Allows programmer to tell compiler not to re-order in some situations
- Big topic but just need to know enough

Volatile Reads

- What is Allowed

Volatile Reads

- Load and Store that come after the volatile read, **cannot** move before a Volatile Read
- However prior loads & stores **can** move after it !


```
2  class OrderingTest {  
3      static long a,b,c, x,y,z;  
4      static volatile long V;  
5  
6      static void test(){  
7  
8          a = x;  
9  
10         long l = y;  
11  
12         long r1 = V;  
13  
14         long r2 = z;  
15  
16         b = r2;  
17  
18     }  
19  
20  
21 }  
22  
23
```

Isaiah Perumalla

Volatile Writes

- Load and Store that come after the volatile **write**, **can** move **before** a Volatile write
- However prior loads & stores **cannot** move after it !

```
1  // Type your code here, or load an example.
2  class OrderingTest {
3      static long a,b,c, x,y,z;
4      static volatile long V;
5
6      static void test(){
7
8          a = x;
9
10         long l = y;
11
12         V = 1;
13
14         long r2 = z;
15
16         b = r2;
17
18     }
19
20
21 }
```



This is a legal re-order by JIT compiler

```
//lets assume single writer thread for simplicity
//return the new version number for the data
long write(long val0, long val1) {

    final long v = version;

    //increment the version before writing ,
    //this signals to the reader a write is in progress
    version = v + 1;


    data0 = val0;
    data1 = val1;

    //increment again to tell reader write is done
    version = v + 2;

}
```

Legal to
move prior to
volatile writ

- Writes after volatile write



We need a way to instruct the compiler and cpu to restrict re-ordering

- This what memory fences provide
- ***They impose a partial ordering of memory options on either side of barrier***

We need something more precise and fine grained

- Memory Fences help with this
- *Volatiles provide a implicit weak one way barrier*
- *Sometimes we need stronger ones as we saw previous example*



Not all Fences are the same

- Some fences guarantee much stronger properties
- But don't over fence, as it has a cost



storeFence

- In JAVA StoreFence gives a guarantee that all the Writes and Read operations specified ***before*** the fence will appear to happen before all the STORE operations
- It does not say anything for *Reads* after the fence

Store-Fence

```
public class Record {  
  
    private long data0;  
    private long data1;  
  
    private long version;  
  
    //lets assume single writer thread for simplicity  
    //return -1 if error  
    long write(long val0, long val1) {  
  
        final long v = version;  
  
        // write  
        version = v + 1;  
  
        unsafe.storeFence();  
  
        //updated data  
        data0 = val0;  
        data1 = val1;  
  
        unsafe.storeFence();  
        // write  
        version = v + 2;  
  
        //invariant version is even  
        return version;  
    }  
}
```

Read & writes

Reads

Writes

Load-Fence

- In JAVA Load-Fence gives a guarantee that ***loads*** before the fence will not be reordered with *loads and stores* after the fence;
- It does not say anything for *Writes* **before** the fence

Load-Fence

```
41 long read(long[] buffer) {  
42     //Volatile Read  
43     final long v1 = version;  
44     //check if write is in progress  
45     // if v1 is odd then write is in progress  
46     if ((v1 & 1) != 0) {  
47         return -1;  
48     }  
49  
50  
51     unsafe.loadFence();  
52  
53     buffer[0] = data0;  
54     buffer[1] = data1;  
55  
56     unsafe.loadFence();  
57  
58     //re-read version so we can check data was not modified just after we read  
59     final long v2 = version;  
60     if (v1 != v2) return -1; // return -1 , failed to read as data was modified by writer mid way through our read  
61  
62     return v2;  
63 }  
64  
65  
66  
67
```

Writes

Reads

Reads & Writes

Most important Take-way when using Fences

- Fences usually come in pairs
- A lack of pair , usually means there is an error
- Eg if one part of code has load-fence, there must be some where else that is using a store-fence

Most important Take-way when using Fences

```

5
6 public class UnsafeRecord implements SingleWriterRecord {
7     private static final Unsafe UNSAFE = UnsafeAccess.UNSAFE;
8     private static final long VERSION_OFFSET;
9
10    static {
11        try {
12            VERSION_OFFSET = UNSAFE.objectFieldOffset(UnsafeRecord.class.getDeclaredField("version"));
13        }
14        catch (Exception ex) { throw new Error(ex); }
15    }
16
17    long version = 0;
18    long dataLong0 = 0;
19    long dataLong1 = 0;
20
21    public long read(long[] result) {
22        //volatile read just a mov on x86 and needed to ensure data is not
23        //read prior to reading the version
24        final long v1 = UNSAFE.getLongVolatile(this, VERSION_OFFSET);
25        if ((v1 & 1) != 0) return -1;
26
27        result[0] = dataLong0;
28        result[1] = dataLong1;
29
30        UNSAFE.loadFence(); //ensure data is first loaded before re-loading version
31
32        final long v2 = UNSAFE.getLongVolatile(this, VERSION_OFFSET);
33        if (v2 != v1) return -1;
34        return v2;
35    }
36
37    public long write(long d0, long d1) {
38        final long v = version;
39        version = v + 1;
40        UNSAFE.storeFence(); //ensure data write don't happen prior to version update
41
42        dataLong0 = d0;
43        dataLong1 = d1;
44
45
46        UNSAFE.putOrderedLong(this, VERSION_OFFSET, v + 2);
47
48        return v + 2;

```

Use a test harness for concurrent Code

```
Verified Entry Point]
x00007ff4600cb850: sub rsp,0x18
x00007ff4600cb857: mov QWORD PTR [rsp+0x10],rbp ;*synchronization entry
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@-1 (line
                                ;*putfield dataLong0 {reexecute=0 rethrow=0 return_oop=0}
x00007ff4600cb85c: mov QWORD PTR [rsi+0x18],rdx ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@12 (line
                                ;*putfield dataLong1 {reexecute=0 rethrow=0 return_oop=0}
x00007ff4600cb860: mov QWORD PTR [rsi+0x20],rcx ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@17 (line
                                ;*ladd {reexecute=0 rethrow=0 return_oop=0}
x00007ff4600cb864: mov eax,0x2                    ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@26 (line
x00007ff4600cb869: add rax,QWORD PTR [rsi+0x10] ;*putfield version {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@27 (line
x00007ff4600cb86d: mov QWORD PTR [rsi+0x10],rax
x00007ff4600cb871: add rsp,0x10
x00007ff4600cb875: pop rbp
x00007ff4600cb876: mov r10,QWORD PTR [r15+0x108]
x00007ff4600cb87d: test DWORD PTR [r10],eax ; {poll_return} *** SAFEPOINT POLL ***
```




Debugging and Correctness

- Cannot just rely on testing
- Tests are a guide like the Rails
- Ability to reason about the program is more important



“EVERYONE KNOWS THAT
DEBUGGING IS TWICE AS
HARD AS WRITING A
PROGRAM IN THE FIRST
PLACE. SO IF YOU'RE AS
CLEVER AS YOU CAN BE
WHEN YOU WRITE IT, HOW
WILL YOU EVER DEBUG IT?”

Quick Detour into x86 Assembly :

```
Verified Entry Point]
x00007ff4600cb850: sub  rsp,0x18
x00007ff4600cb857: mov  QWORD PTR [rsp+0x10],rbp    ;*synchronization entry
                                   ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@-1 (line
x00007ff4600cb85c: mov  QWORD PTR [rsi+0x18],rdx    ;*putfield dataLong0 {reexecute=0 rethrow=0 return_oop=0}
                                   ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@12 (line
x00007ff4600cb860: mov  QWORD PTR [rsi+0x20],rcx    ;*putfield dataLong1 {reexecute=0 rethrow=0 return_oop=0}
                                   ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@17 (line
x00007ff4600cb864: mov  eax,0x2
x00007ff4600cb869: add  rax,QWORD PTR [rsi+0x10]    ;*ladd {reexecute=0 rethrow=0 return_oop=0}
                                   ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@26 (line
x00007ff4600cb86d: mov  QWORD PTR [rsi+0x10],rax    ;*putfield version {reexecute=0 rethrow=0 return_oop=0}
                                   ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@27 (line
x00007ff4600cb871: add  rsp,0x10
x00007ff4600cb875: pop  rbp
x00007ff4600cb876: mov  r10,QWORD PTR [r15+0x108]
x00007ff4600cb87d: test DWORD PTR [r10],eax    ; {poll_return} *** SAFEPOINT POLL ***
```

Quick detour into x86 Assembly

64-bit int registers

1. rbp, rdx, rcx, rax, ..
2. rdi, rsi, rcx, rdx (function args)
3. rax is return value

Reference to memory
Read from memory address [r14]

1. mov eax, QWORD PTR [r14]

Write to memory address, the value in rdx
mov QWORD PTR [r14], rdx

Verified Entry Point]

```
x00007ff4600cb850: sub rsp,0x18
x00007ff4600cb857: mov QWORD PTR [rsp+0x10],rbp ;*synchronization entry
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@-1 (line
x00007ff4600cb85c: mov QWORD PTR [rsi+0x18],rdx ;*putfield dataLong0 {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@12 (line
x00007ff4600cb860: mov QWORD PTR [rsi+0x20],rcx ;*putfield dataLong1 {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@17 (line
x00007ff4600cb864: mov eax,0x2
x00007ff4600cb869: add rax,QWORD PTR [rsi+0x10] ;*ladd {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@26 (line
x00007ff4600cb86d: mov QWORD PTR [rsi+0x10],rax ;*putfield version {reexecute=0 rethrow=0 return_oop=0}
                                ; - com.isaiahp.concurrent.BrokenOrdering$Record::write@27 (line
x00007ff4600cb871: add rsp,0x10
x00007ff4600cb875: pop rbp
x00007ff4600cb876: mov r10,QWORD PTR [r15+0x108]
x00007ff4600cb87d: test DWORD PTR [r10],eax ; {poll_return} *** SAFEPOINT POLL ***
```

Quick detour into x86 Assembly