



Debug Governor

with AXI-Lite


Introduction



Past Work: Debug Guvs with AXI-Stream




- **Pause:** Put a transaction on hold
- **Log:** Log data from transaction
- **Drop:** Cancel a transaction and move on
- **Inject:** Forcibly add new data on a stream





Motivation: Debug Guvs with AXI-Lite

- AXI-Stream does not support addressing



- Adding 5 AXI-Stream Debug Guvs on AXI-Lite does not work!


AXI-Lite vs AXI-Stream



In order to transition from AXI-Stream to AXI-Lite, the debug governor must consider corner cases in implementing injecting to WDATA/RDATA:


1. For each WDATA and RDATA being, there must be AWADDR and ARADDR
2. For injecting into WDATA, BRESP must immediately be dropped with the drop command, so it never reaches the master. Otherwise this will violate the protocol.
3. For injecting into RDATA, one must consider supplying ARADDR, and dropping ARADDR before it reaches the slave.

Implementation





In theory it is possible to use 5 debug guvs, but it is practically impossible to work with!

New interface




- The top level module takes in a command input that is structured as an operation code (OP code).
- Part of the OP code consists of an encoded command on a certain stream, and the remaining bits correspond to data for write data.

Top Level Design




Block Design




Report of success


Testbenched on Vivado using AXI-VIP
and AXI-GPIO



Testbenched on ModelSim for faster
tests on functional FSM




Test setup



- On capstone container, generate bitstream and .bin file
- On MPSoC17, program the FPGA and set up XVC server to connect with hardware manager
- Use Poke and DPoke to send flits to AXI-FIFO

Demo

Progress Timeline



Conclusion

- Debug Governor presents a novel backend framework for AXI-Lite systems i.e. allowing for memory-mapped transactions
- The design may be optimized via pipelining techniques for more efficient performance, and further state optimizations may be made to reduce code complexity
- A developer may use this code to develop more practical functions that resemble software debugging tools
- Design needs improvement on ease of use. Since users with no background on Debug Governors should be able to use the tool, an intuitive user interface should be designed to interact between the FPGA and Debug Governor.