# ARTHUR POY

647-971-9394 | isamu.poy@mail.utoronto.ca | linkedin.com/in/isamu510 | github.com/isamumu

#### **EDUCATION**

University of California, San Diego

M.S. Computer Engineering

**University of Toronto** 

B.A.Sc. Computer Engineering, Minor in Robotics, Minor in Artificial Intelligence

San Diego, California Start in Fall 2021 Toronto, Ontario Sep. 2017 - June 2021

### TECHNICAL SKILLS

Languages: Python, C/C++, Java, JavaScript, SQL, MATLAB, Verilog, System Verilog, Arm Assembly

Frameworks/Tools: ReactJS, Git, Linux, ROS, Vivado, Quartus

Libraries: PyTorch, Tensorflow, NumPy, Bootstrap

## WORK EXPERIENCE

**FPGA Research** May 2020 - Sep. 2020 Toronto, Ontario

University of Toronto

Designed FPGA debugging hardware on AXI-Lite; funded by Alibaba, Xilinx, and Fidus Systems.

- · Work inspired by Microsoft Research to debug mapped streams on MPSoC FPGAs.
- Work accepted in FPGA '21, and serves as the foundation for FPGA debugging on data centers.
- Successfully delivered technical presentation of work to over 150 research associates at FPGA '21.

**Robotics Research** June 2019 - Aug 2019

Hong Kong University of Science and Technology

- Developed interfaces for eye-gaze controlled robotic wheelchair in Python and Tensorflow.
- Introduced practical application of novel appearance-based eye tracking algorithm.
- · Research submitted as paper to EMBC 2021.

#### **Machine Learning Research**

Nagasaki University

May 2018 - Aug 2018

Nagasaki, Japan

Hong Kong

- Developed VGG16 network to detect healthy and sick trees with images collected from Nagasaki City.
- Trained model to distinguish ill trees with greater than 80% accuracy.
- · Research submitted as paper for European Journal of Environmental and Civil Engineering.

## **PROJECTS**

## H.263 Image Compression Capstone | Python, Verilog, FPGA

Jan. 2021 - May 2021

- Tested an H.263 image compression hardware on Xilinx FPGAs.
- Designed serial communication between PC and FPGA for lossless data transfer.
- Tested hardware to facilitate communication between two remote FPGAs.

#### **Software Engineering Capstone** | HTML/CSS, Bootstrap, ReactJS

Sep. 2020 - Dec. 2020

- Designed interface architecture for a React.js website catered towards novice cooks.
- · Managed team of 4 through AGILE methodology using Jira software.
- · Website assisted users in discovering new cooking recipes.

## Debug Governors | System Verilog, ModelSim, AXI-Lite, Git, FPGA

May 2020 - Sep. 2020

- Designed a memory mapped interface for the Debug Governor to serve as a debugger tool for FPGAs.
- Refactored existing code to follow a datapath and controlpath structure in System Verilog.
- Paper accepted to FPGA '21, the premier conference in FPGAs, as a publication.

#### **Dog Breed Classifier** | Python, PyTorch

May 2020 - Aug. 2020

- Developed a dog breed image classifier for a project on Convolutional Neural Networks.
- Utilized transfer learning on existing models such as AlexNet and YOLO.
- Utilized the Stanford Dogs Data-set, and achieved testing accuracy of 90% on 11 different breeds.

#### Robotic Wheelchair | Python, Tensorflow, ROS, Arduino

June 2019 - Aug. 2019

- Developed an eye-gaze control robotic wheelchair, and used Arduino board to create user interface.
- · Tested algorithms on wheelchair robot in Shenzhen, China.

#### SPOKEN LANGUAGES

Spoken Languages: English, Japanese, Mandarin, French