

CHAPTER-3 RTL and HDL

Consider a digital system with two 1-bit registers, X and Y. The μ op that copies the contents of register Y to register X can be expressed as $X \leftarrow Y$.




- Both designs provide a path for data to flow from register Y to register X, but neither specifies when X should load this data.
- Assume that the transfer should occur when control input α is high. α : $X \leftarrow Y$
- When all conditions to the left of the colon are asserted, the data transfers specified by the μops are performed.
- \square a is used to load register X and, in the bus-based implementation, to enable the tri-state buffer so that the contents of register Y are placed on the bus.

Implementations of the data transfer α : $X\leftarrow Y$ with control signals: (a) with direct path, and (b) using a bus




- One way to improve system performance is to perform two or more μops simultaneously.
- The μops are separated by commas; the order in which they are written is unimportant because they are performed concurrently.
- Consider: α : $X \leftarrow Y$, $Y \leftarrow Z$ or α : $Y \leftarrow Z$, $X \leftarrow Y$ If X=0, Y=1 and Z=0 just before α becomes 1, these μ ops set X=1 (the original value of Y) and Y=0.
- Note that a single bus cannot be used here because a bus can hold only one value at a time.
- When $\alpha=1$, both Y and Z must travel on the data paths simultaneously.

Implementation of the data transfer α : $X\leftarrow Y$, $Y\leftarrow Z$



Consider the transfers that occur when $\alpha = 1$.

Register Y can be read by many other registers simultaneously; both micro operations can be performed concurrently.



Sometimes it is necessary to move a constant value into a register, rather than data from another register.

The conditions can be modified so that they are mutually exclusive.

$$\alpha\beta':X\longleftarrow 0$$
 $\alpha:X\longleftarrow 0$ $\alpha\beta':X\longleftarrow 0$

$$\alpha'\beta:X\leftarrow 1$$


$$\beta$$
 : $X \leftarrow 1$ $\alpha'\beta$: $X \leftarrow 1$ $\alpha'\beta$: $X \leftarrow 1$

In the first, X is set to 1 when both α and β are 1.


In the second, X is set to 0.

In the third set, neither condition is met and the value of X is not changed.

Three implementations of the data transfers α : $X \leftarrow 0$ and β : $X \leftarrow 1$: (a) using a multiplexer to select the data input, (b) using β as the data input, and (c) using the CLR signal



Implementations of the 4-bit data transfer α : $X \leftarrow Y$: (a) using a direct connection, and (b) using a bus



Arithmetic and logical + shift micro operations:

Arithmetic and logical micro-operations

Operation		Example		
-	Add	<i>X</i> ← <i>X</i> + <i>Y</i>		
	Subtract	$X \leftarrow X - Y \text{ or } X \leftarrow X + Y' + 1$		
	Increment	<i>X</i> ← <i>X</i> + 1		
	Decrement	<i>X</i> ← <i>X</i> − 1		
	AND	$X \leftarrow X \land Y \text{ or } X \leftarrow XY$		
	OR	$X \leftarrow X \vee Y$		
	XOR	$X \leftarrow X \oplus Y$		
	NOT	$X \leftarrow /X$ or $X \leftarrow X'$		

Shift micro-operations

Specification and implementation of simple systems:

Assume that conditions j, o, h and n are mutually exclusive.


 $j: M \leftarrow A$

o: $A \leftarrow Y$


 $h: R \leftarrow M$

n: Y \leftarrow R, M \leftarrow R


Complete design of the system to implement the RTL code using direct connections



Complete design of the system to implement the RTL code using a bus and tri-state buffers



Complete design of the system to implement the RTL code using a bus and multiplexer



Modulo 6 Counter

State table for the modulo 6 counter


Present State	U	Next State	c	$V_2V_1V_0$
S_{0} S_{0} S_{1} S_{1} S_{2} S_{2} S_{3} S_{4} S_{5} S_{5} S_{5} S_{6} S_{7}	0	S_0	1	
S_0		S_1	0	001
S ₁	0	S_{i}	0	000 001 001
S_1	1	S ₂	0	010
S_2	0	S ₂	0	010 010
S_2	1 -	S ₃	0	011
S_3	0	S ₃	0	011
S_3	1	S_{Δ}	0	100
S_4	0	S_{Δ}	0	100
S_4	1	S _s	0	101
S_{5}	0	S ₅	0	101
S	1	S_0	1	000
S_{6}	X	S_0	1	000
S ₇	X	S ₂ S ₃ S ₄ S ₅ S ₀ S ₀	1	000

The behavior of the modulo 6 counter can be expressed by:


$$(S_0 + S_1 + S_2 + S_3 + S_4)U : V \leftarrow V + 1, C \leftarrow 0$$

 $S_5 U + S_6 + S_7 : V \leftarrow 0, C \leftarrow 1$


State diagram for the modulo 6 counter




Two implementations of the RTL code for the modulo 6 counter: (a) using a register, and (b) using a counter




Implementation of the micro-operation $X \leftarrow X + Y$




Implementation of the micro-operation $X \leftarrow X - Y$





- a. If $\alpha = 1$ THEN copy X to W and copy Z to Y
- b. IF $\alpha = 1$ THEN copy X to W; otherwise copy Z to Y
- c. IF $\alpha = 0$ THEN copy X to W
- 2. show the hardware to implement the RTL statements developed for qsn 1.




3. Write the RTL code for the following transitions. All registers are 1-bit wide. Signals α and β are never equal to 1 simultaneously.

a. IF
$$\alpha = 1$$
 THEN copy Y to X
IF $\beta = 1$ THEN copy Y' to X

b. IF
$$\alpha = 1$$
 THEN set X to 0
IF $\beta = 1$ THEN set X to X'

4, show the hardware to implement the RTL statements developed for problem 3.




6. Show the hardware to implement the following RTL code.


a. $\alpha: X \leftarrow X + Y$


b. $\beta: X \leftarrow X + Y' + 1$


c. $\gamma: X \leftarrow X + Y$

6. a)











Q. Show the hardware to implement the following micro-operations. X consists of four D flip-flops. Each micro-operation occurs when $\alpha = 1$.



b. shr(X) c. cil(X) d. cil(X)



Q. Show the hardware to implement the following micro-operations. X consists of 12 flip-flops. Each micro-operation occurs when $\alpha = 1$.



VHDL(Very high speed integrated circuit(VHSIC)Hardware Description Language)

- UHDL was developed to provide a standard for designing digital systems.
- UVHDL specifies a formal syntax. The designer creates a design file using that syntax just as a programmer writes a C-program.
- The designer then synthesizes the design using only design package that can accept VHDL files. This is equivalent to the programmer compiling the C-program. It checks for errors in syntax and declaration, but not in logic.
- ☐ Finally, the designer debugs the design using simulation tools.

Advantages of VHDL:

PORTABILITY:

Just as a valid C-program can be compiled by any compliant C compiler, a VHDL design can be synthesized by any design system that supports VHDL.

■ DEVICE INDEPENDENT:

The VHDL file is device independent. The same file can be used to implement the design on a custom ICs, on ASICs or any PLD that is capable of containing the design.

☐ SIMULATION:

VHDL designs can be simulated by the design system, allowing the designer to verify the design performance before committing it to hardware.

☐ SYSTEM SPECIFICATION:

The designer can design the system using a high level of abstraction, such as a finite state machine, down to a low level digital logic implementation.

Disadvantages of VHDL:

- UHDL source code often becomes long and difficult to follow, especially at a low level of abstraction.
- ☐ It is often less intuitive than a block diagram or RTL description of same system.
- Different design tools may produce different valid design for the same system, especially for high level of abstraction, providing no details about the implementation.

VHDL syntax:

VHDL design code has 3 primary sections:

- i. Library declarations
- ii. Entity section and
- iii. Architecture section
- Library declaration:
 - => It consists of statements that specify libraries to be accessed and modules of these libraries to be used.(such as "include" in C)
 - => The most commonly used library is called IEEE. In this library, std_logic_1164 is used most often, which specifies i/p and o/p declarations for the designer to use(such as "stdio.h" in C).

Library IEEE; use IEEE.std logic 1164.all;

- In the second section, the entity section, the designer specifies the name of the design and its inputs and outputs.
- ☐ The designer does not specify the logic that uses and drives these signals here; that is done in the architecture section.