

# DESIGN CONTINUED

Q. Design a computer having 8k of ROM starting at address 0, followed by 8k of RAM. It will also have a memory mapped, bidirectional I/O port at address 8000H. It has 16-bit address bus and 8-bit data bus.



Q. A computer system with an 8-bit address bus and an 8-bit data bus uses isolated I/O. It has 128 bytes of EPROM starting at address 00H constructed using 128 x 2 chips; 32 bytes of RAM starting at address E0H constructed using 16 x 8 chips; an input device with a ready signal at address 00H; an output device with a READY signal at address FFH; and a bidirectional input/output device with no READY signal at address 80H. Show the design for this system. Include all enable and load logic.



#### RELATIVELY SIMPLE CPU

As in the Very Simple CPU, this Relatively Simple CPU contains several registers in addition to those specified in its instruction set architecture. Differences between these registers and those of the Very Simple CPU are italicized:

- A 16-bit address register, AR, which supplies an address to memory via A[15..0]
- A 16-bit program counter, PC, which contains the address of the next instruction to be executed or the address of the next required operand of the instruction
- An 8-bit data register, DR, which receives instructions and data from memory and transfers data to memory via D[7..0]
- An 8-bit instruction register, IR, which stores the opcode fetched from memory
- An 8-bit temporary register, TR, which temporarily stores data during instruction execution

#### Contd...

? LDAC Instruction

LDAC1: DR $\leftarrow$ M, PC $\leftarrow$ PC + 1, AR $\leftarrow$ AR + 1

LDAC2: TR←DR, DR←M, PC←PC + 1

LDAC3: AR←DR, TR

LDAC4: DR←M

LDAC5: AC←DR

? STAC Instruction

STAC1: DR $\leftarrow$ M, PC $\leftarrow$ PC + 1, AR $\leftarrow$ AR + 1

STAC2:  $TR \leftarrow DR$ ,  $DR \leftarrow M$ ,  $PC \leftarrow PC + 1$ 

STAC3: AR←DR, TR

STAC4: DR←AC


STAC5: M←DR


## Execution trace of very simple CPU

- ? Consider the following code segment:
  - 0: ADD4
  - 1: AND5
  - 2: INC
  - 3: JMP0
  - 4: 27H
  - 5: 39H
- ? Initially all registers contain the value 0.

	State	Active Signals	<b>Operations Performed</b>	N
Instruction	FETCH1	PCBUS, ARLOAD	AR←0	Next State FETCH2
AND 5	FETCH2	READ, MEMBUS, DRLOAD, PCINC	DR←04H, PC←1	FETCH3
	FETCH3	DRBUS, ARLOAD, IRLOAD	<i>IR</i> ←00, <i>AR</i> ←04H	ADD1
	ADD1	READ, MEMBUS, DRLOAD	DR←27H	ADD2
	ADD2	DRBUS, ACLOAD	<i>AC</i> ←0 + 27H = 27H	FETCH1
	FETCH1	PCBUS, ARLOAD	AR←1	FETCH2
	FETCH2	READ, MEMBUS, DRLOAD, PCINC	<i>DR</i> ←45H, <i>PC</i> ←2	FETCH3
	FETCH3	DRBUS, ARLOAD, IRLOAD	<i>IR</i> ←01, <i>AR</i> ←05H	AND1
	AND1	READ, MEMBUS, DRLOAD	<i>DR</i> ←39H	AND2
	AND2	DRBUS, ALUSEL, ACLOAD	AC←27H ^ 39H = <b>3</b> 1H	FETCH1
INC	FETCH1	PCBUS, ARLOAD	AR←2	FETCH2
INC	FETCH2	READ, MEMBUS, DRLOAD, PCINC	<i>DR</i> ←C0H, <i>PC</i> ←3	FETCH3
	FETCH3	DRBUS, ARLOAD, IRLOAD		INC1
	INC1	ACINC	$AC \leftarrow 21H + 1 = 22H$	FETCH1
JMP O	FETCH1	PCBUS, ARLOAD	AR←3	FETCH2
J	FETCH2	READ, MEMBUS, DRLOAD, PCINC	<i>DR</i> ←80H, <i>PC</i> ←4	FETCH3
	FETCH3	DRBUS, ARLOAD,	<i>IR</i> ←10, <i>AR</i> ←00H	JMP1
		DRBUS, PCLOAD	<i>PC</i> ←0	FETCH1
100	JMP1	DKBU3, FCEC. (E		

Design a 16 x 4 memory subsystem with high-order and low-order interleaving using 8 x 2 memory chips for a computer system with an 8-bit address bus.





- ? Show how the following values are stored in memory in big endian and little endian formats. Each value starts at location 22H.
  - A. 12345678H
  - b. 0927H
  - c. 5551212H

Mainly two ways to store multibyte data: **Big Endian and Little Endian In Big Endian**, MSB is stored in location X, the following byte in location X+1 and so on. **In Little Endian**, LSB is stored in location X, the following byte in location X+1 and so on.

	Big Endian		Little Endian		
a)	22	12H	22	78H	
٠,	23	34H	23	56H	
	24	56H	24	34H	
	25	78H	25	12H	
b)	22	09H	22	27H	
-,	23	27H	23	09H	
c)	22	05H	22	12H	
	23	55H	23	12H	
	24	12H	24	55H	
	25	12H	25	05H	

### Assignment

? A computer system with an 8-bit address bus and an 8-bit data bus uses memory mapped I/O. It has 32 bytes of ROM starting at address 00H constructed using 32 x 8 chip; 128 bytes of RAM starting at address 80H constructed using 64 x 4 chips; a bidirectional input/output device with no READY signal at address 40H; and an input device with no READY signal at address 60H. Show the design for this system. Include all enable and load logic.

### Booth Algorithm

```
1: U \leftarrow 0, Y_{-1} \leftarrow 0, i \leftarrow n
Y_0Y_{-1}'2: U \leftarrow U + X' + 1
Y_0'Y_{-1}2: U \leftarrow U + X
        2: i←i - 1
        3: ashr(UV), cir(Y), Y_{-1} \leftarrow Y_0
    Z'3: GOTO 2
     Z3: FINISH \leftarrow 1
```

```
1: U \leftarrow 0, Y_{-1} \leftarrow 0, i \leftarrow n

(Y_0 \oplus Y_{-1}) 2: U \leftarrow U + (X \oplus Y_0) + Y_0


2: i \leftarrow i - 1

3: a \sinh(UV), cir(Y), Y_{-1} \leftarrow Y_0

Z'3: GOTO 2

Z3: FINISH \leftarrow 1
```

Booth Algorithm



1:  $U \leftarrow 0, Y_{-1} \leftarrow 0, i \leftarrow n$   $(Y_0 \oplus Y_{-1})$  2:  $U \leftarrow U + (X \oplus Y_0) + Y_0$ 2:  $i \leftarrow i - 1$ 3:  $a \sinh(UV), cir(Y), Y_{-1} \leftarrow Y_0$ Z'3: GOTO 2Z3:  $FINISH \leftarrow 1$