




# CHAPTER 2

# Basic Computer Organization





# Contd..

- This organization has 3 sub systems: CPU, memory sub-system and I/O sub-system.
- CPU performs various operations and controls the computer.
- Memory sub-system is used to store programs being executed by the CPU along with the necessary data.
- The I/O sub-system allows the CPU to interact with input and output devices such as keyboards, monitors, etc.



# System Bus

A bus is basically a collection of wires, chips and slots inside the computer through which data and signals can be transmitted to and fro between the computer and peripherals.

## □ Data Bus:

=>provides path for moving data between the microprocessor and the peripherals.

=>The data bus consists of number of separate lines, generally 8, 16, 32 or 64. The number of lines is referred to as width of data bus.

=>Since, each line carries only 1 bit at a time, the number of lines determine how many bits can be transmitted at a time.

=>bidirectional, **Microprocessor** can read data from memory or write data to the memory.

## □ Address bus:

=>provides path for address.

=>For eg: if the CPU requires reading a word (8, 16, 32 or 64 bits of data) from memory, it puts the address of desired word on the address bus.

=> Unidirectional because the **microprocessor** is addressing a specific memory location.

No outside devices can not write into **Microprocessor**.

=> also used to address I/O ports.



# Contd...

## □ Control bus:

=>used to control the access and use of data and address lines.


=>carry control and synchronization signals from CPU to peripherals and also do the same from peripherals to CPU.

=>bidirectional

Some of the control signals are:

- memory read
- memory write
- I/O read
- I/O write
- bus request
- bus grant
- Interrupt request
- Interrupt acknowledge


# Instruction cycle



# Contd..


- ❑ The instruction cycle is the procedure a microprocessor goes through to process an instruction.
- ❑ First, microprocessor fetches or reads instructions from memory. (microprocessor outputs address of instruction on the address bus)
  - =>The register PC holds the address of next instruction to be fetched. Before the CPU outputs the address onto the address bus, it retrieves the address from PC.
  - =>Memory sub-system inputs this address and places the corresponding instruction into system data bus.
  - =>The CPU, then reads the instruction code from the system data bus.
- ❑ Then, it decodes the instruction determining which instruction it has fetched.
- ❑ Finally, it performs the operation necessary to execute the instruction.
- ❑ Each of these functions i.e. fetch, decode and execute consist of a sequence of one or more operations.

## Contd... (instruction cycle state diagram)





# CPU organization





# Contd...

- The register section includes the set of register and a bus(or other communication mechanism). It also contains other register which are not accessible directly by the programmer.
- ALU performs the arithmetic and logical operation which obtains its operand from the register section and stores the result back to it.  
=>Since, the ALU must complete its operation within a single clock cycle, it is constructed using only combinational circuit.
- The control unit generates the internal control signal that causes the register to load data, increment or clear content, output content, causes ALU to perform correct function.  
=>also generate signal for the system control bus such as READ, WRITE, IO/M(bar) signal.

# Memory Subsystem Organization and Interfacing:

□ Types of memory chips:

<u>RAM</u>	<u>ROM</u>
<ul style="list-style-type: none"><li>• Read/write memory i.e. information can be read from it or can be written on it.</li><li>• volatile memory</li><li>• uses random access mode thus faster access time.</li></ul>	<ul style="list-style-type: none"><li>• read memory</li><li>• non-volatile memory</li><li>• slower in comparison.</li></ul>
<u>Static RAM</u>	<u>Dynamic RAM</u>
<ul style="list-style-type: none"><li>• made up of flip-flops.</li><li>• A single f/f stores one bit information i.e. 0 or 1. Needs no refreshing circuit.</li><li>• expensive</li><li>• takes more space on chip.</li></ul>	<ul style="list-style-type: none"><li>• stores data in capacitors.</li><li>• it can hold data for few milliseconds. Thus DRAM needs to be refreshed using refreshing circuit.</li><li>• cheaper than SRAM</li><li>• small transistors and capacitors. so, millions can fit on single chip</li></ul>

## Contd...

### ROM

#### ↳ Programmable ROM

- can be programmed by user by means of proper equipment.
- the content of this type of memory cannot be changed unless it is erased by special device.

#### ↳ Erasable PROM:

- can be programmed by using PROM programmer.
- Its memory can be erased by exposing chip to UV light.
- However chip should be removed from microcomputer system for programming.

#### ↳ Electrically EPROM:

- can be erased and programmed without removing the chip from the microcomputer system.
- content of EEPROMs can be erased electrically.




# Internal Chip Organization:

- Consider an 8 x 2 ROM chip:
  - =>Address line = 3
  - =>Data lines = 2
  - =>16 bits of internal storage
- If  $CE = 0$ , decoder is disabled and no location is selected.
- If  $CE = 1$  and  $OE = 1$ , tri-state buffer for that location cell is enabled and data is output from the chip.




Contd..




As the number of locations increases, the size of address decoder needed, becomes extremely large. To remedy this problem, the memory chip can be designed using multiple dimension of decoding.

Consider two dimensional organization of the same 8 x 2 ROM chip:



# Contd..


An  $8 \times 4$  memory subsystem constructed from two  $8 \times 2$  ROM chips






Construct a 16 x 2 memory subsystem from two 8 x 2 ROM chips with:

- a. high-order interleaving and
- b. low-order interleaving



Contd...



Construct a 8 x 4 memory subsystem from two 8 x 2 ROM chips with control signals.


=> Assume system with 6-bit address bus

=>  $A_2, A_1, A_0$  select location within memory chips.

=>  $A_5, A_4, A_3$  must be 000 for the chips to be active


=> RD or RD' drives OE

=> IO/M(bar) signal supplied by processors that use isolated I/O



# I/O subsystem organization and Interfacing

An input device: (a) with its interface and (b) the enable logic for the tri-state buffers




## Contd..

- The data from the input device goes to the tri-state buffer.
- When the values on the address bus and control bus are correct, the buffers are enabled and data passes onto the data bus.
- The CPU, then can read these data.
- The key to this design is the enable logic.
  - =>For the input device, the read signal (RD) should be asserted.
  - =>Figure (b) shows the enable logic for an input device at address 11110000 with 8-bit address and control signals RD and IO/Memory(I0/M(bar))




## Contd...

- For the interface circuit for an output device, the tri-state buffer is replaced by a register.
  - The tri-state buffers are used in input device interface to make sure that no more than one device writes data to the bus at any time.
  - Since, the o/p devices read data from the bus, they do not need buffers so that data can be made available to all output devices.
- 


## Contd...

An output device: (a) with its interface and (b) the load logic for the register




# Contd...

A bidirectional input/output device with its interface and enable/load logic





A CPU with 8-bit data bus and 8-bit address bus uses memory mapped I/O. It has 32 byte of ROM at 00H and 32 byte of ROM at 20H. It also has an I/O device at FFH. Show the load logic and enable logic.




Computer with 8-bit data bus and 8-bit control bus uses isolated I/O. It has 64 bytes of ROM starting at 00H constructed using 64 x 4 chips; 128 bytes of RAM, starting at address 40H constructed using 32 x 8 chips; an input device with Ready at address 40H and output with an ready at 80H.

Memory	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Address
ROM	0	0	0	0	0	0	0	0	00H
	0	0	1	1	1	1	1	1	3FH
RAM 1	0	1	0	0	0	0	0	0	40H
	0	1	0	1	1	1	1	1	5FH
RAM 2	0	1	1	0	0	0	0	0	60H
	0	1	1	1	1	1	1	1	7FH
RAM 3	1	0	0	0	0	0	0	0	80H
	1	0	0	1	1	1	1	1	9FH
RAM 4	1	0	1	0	0	0	0	0	A0H
	1	0	1	1	1	1	1	1	BFH



Contd..



A computer system with an 8-bit address and an 8-bit data bus using isolated I/O. It has 16 x 8 ROM starting at address 00H constructed using 8 x 8 chips; 64 x 8 of RAM starting at address 80H constructed using 64 x 4 chips. There is an I/O device at 40H. Show the design for the system.

memory	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Address
ROM1	0	0	0	0	0	0	0	0	00H
	0	0	0	0	0	1	1	1	07H
ROM2	0	0	0	0	1	0	0	0	08H
	0	0	0	0	1	1	1	1	0FH
RAM	1	0	0	0	0	0	0	0	80H
	1	0	1	1	1	1	1	1	BFH

Contd..

