

Q3 Q4 Fall

Qno. 3 @

$AC \leftarrow DR - 1$
 $AC \leftarrow DR + 1 \times 2^k$

\Rightarrow RTL code:

FETCH1 : $AR \leftarrow PC$

FETCH2 : $DR \leftarrow M$, $PC \leftarrow PC + 1$

FETCH3 : $IR \leftarrow DR[7,6]$, $AR \leftarrow DR[5..0]$

COM : $AC \leftarrow AC'$

JREL1 : $DR \leftarrow M$

JREL2 : $PC \leftarrow PC + DR$

OR1 : $DR \leftarrow M$


OR2 : $AC \leftarrow AC \vee DR$

SUB11 : $DR \leftarrow M$


SUB12 : $AC \leftarrow AC + DR$

Now,


CPU's state diagram is:




Now, ALU :



Register Section:





New control signals:



FETCH2 —> PCIN

JREL2 —> PCLOAD



FETCH3
JREL1
OR1
SUB11 —> DRBUS

FETCH2
JREL1
OR1
SUB11 —> READ
READ
REB20

COM —>
SUB12 —>
OR2 —> ACLOAD

FETCH1 —> PCBUS

Ques. 4 @

Now, microsequencer control unit with vertical microcode.
Firstly,

Mnemonics.

ARPC

DRM

PCIN

AIDR

COM

JREL

OR

SUB.

Micro-operation.

AR \leftarrow PC

DR \leftarrow M

PC \leftarrow PC + 1

~~IR \leftarrow PC[5:0]~~

~~AC \leftarrow PC[4:0]~~

IR \leftarrow DR[7,1], AR \leftarrow DR[5:0]

AC \leftarrow ACⁱ

PC \leftarrow PC + DR

AC \leftarrow AC V DR

AC \leftarrow AC + DRⁱ

Now, micro-operation field assignment and value!

M1

Value	Micro-operation
000	NOP
001	ARPC
010	DRM
011	AIDR
100	COM
101	JREL
110	OR
111	SUB


M2

Value	Micro-operation
0	NOP
1	PCIN

Now
The microsequencer with vertical microcode.

Micro State	Address	SEL	M1	M2	A20P
FETCH1	0000 (0)	0	001	0	0001
FETCH2	0001 (1)	0	010	1	0010
FETCH3	0010 (2)	1	011	0	XXXX
COM	1000 (8)	0	100	0	0000
JREL1	10100 (10)	0	010	0	1011
JREL2	10111 (11)	0	101	0	0000
OR1	1100 (12)	0	010	0	1101
OR2	1101 (13)	0	110	0	0000
SUB11	1110 (14)	0	010	0	1111
SUB12	1111 (15)	0	111	0	0000

Now, Showing the micro-operations generation.



Q no. 19 Fall

(b)

⇒ RTL code:

FETCH1 : $AR \leftarrow PC$

FETCH2 : $DR \leftarrow M$, $PC \leftarrow PC + 1$

FETCH3 : $IR \leftarrow DR[7:0]$, $AR \leftarrow DR[5:\dots:0]$

COM : $AC \leftarrow AC^1$


AND1 : $DR \leftarrow M$

AND2 : $AC \leftarrow AC \wedge DR$

JMP : $PC \leftarrow DR[5:\dots:0]$

INC : $AC \leftarrow AC + 1$.

State diagram:




$$P((X_n - \bar{X}_2) \leq \epsilon)$$

0.9

1.0


Register Section




Ques. 3

①

→ ALU of very simple CPU:



Hardwired Control Unit.



Ques. 3

(ii)

→ Micro-sequencer control unit with horizontal microcode!

Mnemonics of micro-operation

Mnemonics

ARPC

PCIN

DRM

IRDR

ARDR

COM

AND

JMP

INC

Micro-operation

AR \leftarrow PC

PC \leftarrow PC + 1

DR \leftarrow M

IR \leftarrow DR [3,0]

AR \leftarrow DR [5...0]

GA(\leftarrow AC)

AC \leftarrow AC \wedge DR

PC \leftarrow DR [5...0]

AC \leftarrow AC + 1

Now,

Partial micro-code for horizontal

State	Address	SEL.	ADDR
FETN1	0000	0	0001
FETN2	0001	0	0010
FETN3	0010	1	XXXX
COM	1000	0	0000
AND1	1010	0	1011
AND2	1011	0	0000
JMP	1100	0	0000
INC	1110	0	0000

84 L1

Now

The horizontal micro-code for CPU.

State	Address	S ₀	A _E	D _L	P _C	I _R	A _R	C _M	A _D	J _N	I _P	T _C	A _R
FETCH1	0000	0	1	0	0	0	0	0	0	0	0	0	00001
FETCH2	0001	0	0	1	1	0	0	0	0	0	0	0	0010
FETCH3	0010	1	0	0	0	1	1	0	0	0	0	0	XXXX
COM	1010	0	0	0	0	0	0	1	0	0	0	0	0000
AND1	1011	0	0	1	0	0	0	0	0	0	0	0	1011
AND2	1011	0	0	0	0	0	0	0	1	0	0	0	0000
JMP	1100	0	0	0	0	0	0	0	0	1	0	0	0000
INC	1110	0	0	0	0	0	0	0	0	0	1	0	0000

Now,

the signal of ARDR and IRDR are same.
So, optimized horizontal micro-m

		S ₀	A _E	D _L	P _C	I _R	DR	A _R	C _M	A _D	J _N	I _P	A _R	
FETCH1	0000	0	1	0	0	0	0	0	0	0	0	0	0	00001
FETCH2	0001	0	0	1	1	0	0	0	0	0	0	0	0	0010
FETCH3	0010	1	0	0	0	1	0	0	0	0	0	0	0	XXXX
COM	1000	0	0	0	0	0	1	0	0	0	0	0	0	0000
AND1	1010	0	0	1	0	0	0	0	0	0	0	0	0	1011
AND2	1011	0	0	0	0	0	0	0	0	1	0	0	0	0000
JMP	1100	0	0	0	0	0	0	0	0	0	1	0	0	0000
INC	1110	0	0	0	0	0	0	0	0	0	0	1	0	0000

Q no. 2019 Spring:

Q no. 3

(a)

→ RTL Code:

FETCH1: $AR \leftarrow PC$

FETCH2: $DR \leftarrow M$, $PC \leftarrow PC + 1$

FETCH3: $SR[0] \leftarrow DR[7,6]$, $AR \leftarrow DR[5..0]$

STR1: $DR \leftarrow AC$ (A(BUS))

STR2: $M \leftarrow DR$ (BUSMEM) (WRITE)

AND1: $DR \leftarrow M$

AND2: $AC \leftarrow AC \odot 1DR$


JMPR: ~~PC = DR~~ $PC \leftarrow PC + DR[5..0]$

DEC1: $AC \leftarrow AC - 1$


DEC2: $AC \leftarrow AC - 1$

Now:


CPU State Diagram.




Register Section:



ALU of very simple CPU.



Qno. 3 (b) Hardwired Control Unit



(Qno. 4@)

Microsequencer control unit with vertical micro-code:

Mnemonics:

Mnemonics

ARPC

DRM

PCIN

AIDR

DRAC

~~MDR~~

AND

JMPR

DEC

Micro-operation

AR ← PC

DR ← M

PC ← PC + 1

[~~IR ← DR[7,0]~~, ~~PREDE~~

DR ← DR[5..0]

DR ← AC

M ← DR

* AC ← A(ANDR)

PC ← PC + DR[5..0]

AC ← AC - 1

Now, Assign the micro-operation field and value.

M1

Value	Micro-operation
000	NOP
001	ARPC
010	DRM
011	AIDR
100	DRAC
101	MDR
110	AND
111	JMPR

M2

Value	Micro-operation
00	NOP
01	PCIN
10	DEC

New, ~~vertical~~ micro-sequencer control unit
with vertical micro-code:

State	Address	SEL	M1	ML	ADDR
FET(1)	0000	0	001	00	0001
FET(1L)	0001	0	010	01	0010
FET(1B)	0010	1	011	00	XXXX
STR1	1000	0	100	00	1001
STR2	1001	0	101	00	0000
AND1	1010	0	010	00	1011
AND2	1011	0	110	00	0000
JMPR	1100	0	111	00	0000
DE(2)	1110	0	000	10	1111
DE(2L)	1111	0	000	10	0000

2018 spring fall

⇒ RTL Code:

FETCH1: $AR \leftarrow PC$

FETCH2: $DR \leftarrow M$, $PC \leftarrow PC + 1$

FETCH3: $IR \leftarrow DR[7,0]$, $AR \leftarrow DR[5...0]$

STA1: $DR \leftarrow AC$

STA2: $M \leftarrow DR$

XNOR1: $DR \leftarrow M$


XNOR2: $AC \leftarrow AC \odot DR$

JMP: $PC \leftarrow DR[5...0]$


SKIP: $PC \leftarrow PC + 1$.

Now,


State Diagram of CPU.



Now, ALU:




Now, Register Section:



Q no. 3(b)

Now, Hardwired control Unit:



Qno. 4(a)

⇒ for microsequencer control unit with horizontal micro-code:

Firstly,

Mnemonics of microoperation:

Mnemonics	Micro-operation
ARPC	AR \leftarrow PC
DRM	DR \leftarrow M
PCIN	PC \leftarrow PC + 1
IRDR	IR \leftarrow DR[7..0]
ARDR	AR \leftarrow DR[5..0]
DRAC	DR \leftarrow AC
MDR	AM \leftarrow DR
XNOR	AC \leftarrow AC \odot DR
JMP	PC \leftarrow DR[5..0]

Now, Partial horizontal microcode is:-

State	Address	SEL	ADDR
FETCH1	0000	0	0001
FETCH2	0001	0	0010
FETCH3	0010	1	xxxx
STA1	1000	0	1001
STA2	1001	0	0006
XNOR1	1010	0	1011
XNOR2	1011	0	0000
JMP	1100	0	0000
SKIP	1110	0	0000

Horizontal Microcode for micro-sequencer:

State	Address	S E	A R	D R	P C	I R	A D	D A	M R	X N	J M	A D
		L P	P M	M I	I D	R D	R A	R F	R O	R P		R
		C N	N R	R R	R C							
FETCH1	0000	0	1			0	0					0001
FETCH2	0001	0		1	1	0	0					0010
FETCH3	0010	1				1	1					XXXX
STA1	1000	0				0	0	1				1001
STA2	1001	0				0	0					0000
XNOR1	1010	0			1		0	0				1011
XNOR2	1011	0				0	0				1	0000
JMP	1100	0				0	0					0000
SKRP	1110	0			1	0	0					0000

AIDR will be combined signal for 2RDR & ARDR
 as ARDR & SRDP signal are same. We get

State	Address	S E	A R	D R	P C	I R	A D	D A	M R	X N	J M	A D
		L P	P M	M I	I D	R D	R A	R F	R O	R P		R
		C N	N R	R R	R C							
FETCH1	0000	0	1									0001
FETCH2	0001	0		1	1							0010
FETCH3	0010	1				1						XXXX
STA1	1000	0					1					1001
STA2	1001	0						1				0000
XNOR1	1010	0			1							1011
XNOR2	1011	0						1				0000
JMP	1100	0							1			0000
SKRP	1110	0			1							0000

IT Spring

Q no. 3 Q

Soln: RTL code:-

FETCH1 : $AR \leftarrow PC$

FETCH2 : $DR \leftarrow M$, $PC \leftarrow PC + 1$

FETCH3 : $IR \leftarrow DR[7,6]$, $AR \leftarrow DR[5 \dots 0]$

ADD1 : $DR \leftarrow M$

ADD2 : $AC \leftarrow AC + DR$

SUB1 : $DR \leftarrow M$


SUB2 : $AC \leftarrow AC + DR + 1$ [i.e. $AC \leftarrow AC - DR$]

SKIP : $PC \leftarrow PC + 1$


DEC1 : $AC \leftarrow AC - 1$

DEC2 : $AC \leftarrow AC - 1$.


Now. State diagram of CPU.




ALU of very simple CPU:



Hardwired control Unit.



Word Register Section



Qno. 4(a)

Micro-sequencer control unit which directly generates control signals.

~~Registers~~

~~Program Counter~~

State	Address	S E L	A R L	I R L	P C L	D R L	A C L	P C O	P C I	M E N	R A B	A D R	D R B	A C D E S C	
FETCH1	0000	0	1			00		1	0	0	0001				
FETCHL	0001	0				1		1	1	1	0010				
FETCHB	0010	1		1		0			0	0	xxxx	1			
ADD1	1000	0				1			1	1	1001				
ADD2	1001	0				0	1		0	0	0000	1			
SUB1	1010	0				1			1	1	1011				
SUBL	1011	0				0	1		0	0	0000	1			
SKIP	1100	0				0		1	0	0	0000				
DEC(1)	1110	0				0			0	0	1111				1
DEC(2)	1111	0				0			0	0	0000				1

Here, DELOAD, MEMBUS and READ signal same so common signal be DR MERD

optimized1 table

State.	Address	S E L	A R L	B I R L	P C L	A C O	P C I N	P C B U	D R B S	A C D S	D R M E	A D R E R D
FETM1	0000	0 1							1		0 000	
FETM2	0001	0						1		1	0010	
A	FETM3	0010	1	1						0	XXXX	
C	ADD1	1000	0							1	1001	
D	ADD2	1001	0				1			0	0000	
E	SUB1	1010	0					1		1	1011	
C	SUB2	1011	0			1				0	0000	
	SKIP	1100	0				1			0	0000	
	DEC1	1110	0						1	0	1111	
	DEC2	1111	0						1	0	0000	

893841 14 Fall

2@

1st To construct 16×8 ROM at $00H$ using 8×8 chips

So, we have,

$$\text{ROM} = \cancel{16} 8 \times 8 \\ = 2^3 \times 8$$

$$\therefore \text{No. of data line} = 8 \\ \text{No. of address line} = 3$$

\therefore No. of chip required = 2

2ndly, to construct 64×8 RAM at $80H$ using 64×4 chip

$$\therefore \text{RAM} = \cancel{64} 64 \times 4 \\ = 2^6 \times 4$$


$$\therefore \text{No. of address line} = 6 \\ \text{No. of data line} = 4$$

\therefore No. of RAM chip required = 2

And, I/O device at $90H$.

Now,

Address decoding



High Order Interleaving

① In high-order interleaving, the most significant address bit is used to select the memory chip.

② In this interleaving, consecutive addresses tends to be in different same chip.

③ The maximum rate of data transfer is limited by the memory cycle time.

IV Design

Low Order Interleaving

① In low order interleaving, the least significant address bit is used to select the memory chip.

② In this interleaving, consecutive addresses tends to be different memory modules.

③ This allows ~~more~~ memory access at much faster than the memory cycle time.


IV Design

for the design of logic enable


* for input device, the tri-state buffer is required to control the data flow and read signal should be enable (RD) * so similarly I/O/M signal enable

II I/O subsystem organization and Interface.

* (ii) shows
input device
at address
11110000



(i) Interface of Input device.




(ii) load logic for tri-state buffer.

* The data from the input device goes to tri-state buffer


* When the values of address bus and data bus are correct, the tri-state buffer gets enable and data passes to data bus

* The CPU can then read the data.

Output device interface.



Load logic



(ii) Load logic for register


Memory mapped vs Isolated I/O

① Isolated I/O:

* In isolated I/O, we have common address bus and data bus for I/O and memory but separate read and write signal (control).

* So, when CPU decode instruction & then if data is for I/O then ~~address~~ it places address on address line and set I/O read or write line due to which the data transfer occur between I/O and CPU.

Here we have different read-write instruction for I/O and memory



* Isolated I/O ~~are~~ more efficient due to separate buses.


* Isolated I/O is larger in size due to more buses
2nd n

- * It is complex ~~as~~ due to separate logic is used to control both.
- * Separate instructions ~~are~~ control read and write operation are required for I/O and memory.
- * I/O and memory have separate address space.

⑪ Memory mapped I/O:

In memory mapped I/O, every bus is common due to which same instructions control work for both I/O and memory.

- * I/O and memory have same address space so we manipulate I/O and memory at same.
- * Memory mapped I/O are less efficient compared to Isolated I/O
- * It is smaller in size ~~as~~
- * Memory mapped I/O ^{have} ~~are~~ simpler ~~as~~ logic as I/O is also treated as memory
- * Due to addition of I/O addressable actual memory becomes less for memory



(17 Feb 2017 ??)

2017 Spring

1 (b)

Construct 32 Bytes of ROM at 10H using
two 16 Bytes ROM

$$\text{ROM} = 16 \times 8 \\ = 2^4 \times 8$$

∴ No. of data line = 8
No. of address line = 5.

Also, need to construct 32 Bytes of RAM at 80H


~~RAM~~ " "
 $\text{RAM} = 32 \times 8 \\ = 2^5 \times 8$

∴ No. of address line = 5
No. of data line = 8

∴ Input device is at F7H
Output device at F8H.

Address decoding

	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Hex Address
Memory ROM1	0	0	0	1	0	0	0	0	10H
	0	0	0	1	1	1	1	1	2FH
ROM2	0	0	1	0	1	0	0	0	20H
	0	0	1	0	1	1	1	1	
RAM	1	0	0	1	0	0	0	0	80H
	1	0	0	1	1	1	1	1	
Input Output	1	1	1	1	0	1	1	1	F7H
	1	1	1	1	1	0	0	0	F8H



2020 Fall

2-⑧

10

To be constructed 8K of ROM at 0000H

$$\begin{aligned} RDM &= 8K \times 8 \\ &= 2^3 \cdot 2^{10} \times 8 \\ &= 2^{13} \times 8 \end{aligned}$$

\therefore No. of data line = 8
No. of address line = 13.

To be constructed 8K of RAM

$$\begin{aligned} \text{RAM} &= 8K \times 8 \\ &= 2^3 \cdot 2^{10} \times 8 \\ &= 2^{13} \times 8 \end{aligned}$$

\therefore No. of data line = 8
No. of address line = 13

Address Decoding:

18F, S
19F, 17D

