

## BasicDesign Example

2.1

### Features

- Timer
  1. Resolution : 8 bits
  2. Implementation : UDB
  3. Period : 256
  4. Trigger mode : None
  5. Capture mode : None
  6. Enable mode : Software and hardware
  7. Run mode : Continuous
  8. Interrupts : On TC
- ADC\_DeISig
  1. Conversion mode : 1 – Multi sample
  2. Resolution : 12 bits
  3. Conversion rate : 10000 SPS
  4. Clock Frequency : 1310 kHz
  5. Input mode : Single
  6. Input range : Vssa to Vdda
  7. Buffer gain : 1
  8. Buffer mode : Rail to Rail

### General Description

The BasicDesign project contains an example for use with the PSoC Creator Help tutorials: "Basic Design" and "Debugging a Design." This project and tutorials provide more details about working with a design, including pins, clocks and interrupts. This also provides a simple example that can be used with the debugger.

## Development kit configuration

1. Used CY8CKIT-001 DVK1 development kit.
2. Build the project and program the hex file on to the target device using MiniProg3.
3. Connect pins as described below and power cycle the device.
4. Observe the results on the LCD and pins.

## Project configuration

This project makes use of the ADC\_DelSig, LCD and Timer components.

The Timer uses the 8-bit UDB configuration with interrupts enabled on TC. Enable mode of the Timer is set as Software and Hardware. Control register bits are used as the inputs to enable and reset input of the Timer. The TC output of the Timer is connected to port P0[0] of CY8CKIT-001 using a digital output pin. The Interrupt output is connected to the ISR component. The ISR routine reads the status register to clear the interrupt.

The ADC is configured in single ended mode with Vssa to Vdda as the input range. The input analog voltage is connected to Port P0[4] of CY8CKIT-001 using analog pin. On each successful ADC conversion, the result is displayed on the LCD.




Figure 1 – Top Design Schematic

## Project description

In the main function all components are started. For the proper usage of Timer and ADC\_DeISig component, please refer to the corresponding component datasheets.

### Expected Results

Timer:

TC output pulse is obtained with the interval of 320 us on P0(0).

ADC:

For input of 1V given to the pin P0(4) using VR, LCD displays:

ADC OUTPUT : 0345

ADC output varies with the input provided on P0(4).

© Cypress Semiconductor Corporation, 2009-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

