

<u>S₀</u>	
111 → RF.A1	T1.Wn T2.Wn
RF.D1 → T1	
RF.D1 → Mem-Add	
Mem-Data → T2	

<u>S₁</u>	
T2(111→9) → RFA1	T3.Wn T4.Wn Rf.Wn, A ₃ MUX Sel D3.MUX.Sel
T2(8→6) → RFA2	
RF.D ₁ → T3	
RF.D ₂ → T4	
T1 → or T2(8→0) ^{SE} → RF.D ₃	
T2(111→9) → RF.A3	

<u>S₂</u>	
T2(8→0) ^{SE} → or T3 → ALU.A	Depending on op-code ADD or NAND or XOR T3-WR Z-ctr C-ctr
T2(5→0) ^{SE} → or T4 → ALU.B	
ALU.C → T3	
ALU.ZF → Z.F	
ALU.CF → CF	

<u>S₃</u>	
T1 → ALU.A	ADD RF-Wn
T2(8→0) ^{SE} → or +1	
ALU.C → RF.D ₃	
111 → RF.A ₃	

<u>S₄</u>	
T3 → Mem-Address	RF-Wn
Mem-Data → RF.D3	
T2(111→9) → RF.A3	

<u>S₅</u>	
T3 → Mem-Address	Mem-Wn
T4 → Mem-Address	

<u>S₆</u>	
T3 → Mem-Address	Rf.Wn ADD
Mem-Data → RF.D3	
Loop-Count(2→0) → RF.A3	
Loop-Count → ALU.A	
+1 → ALU.B	

<u>S₇</u>	
T3 → ALU.A	T3-WR
+2 → ALU.B	
ALU.C → T3	

<u>S₈</u>	
T3 or T1 or T2(8→0) ⁷⁵ → or T4 → RF.D3	Rf-WR
T2(5→3) or T2(111→9) or 111 → RF.A3	

<u>S₉</u>	
Loop-Count(2→0) → RF.A1	Mem-Wn ADD
RF.D1 → Mem-Data-In	
T3 → Mem-Address	
Loop-Count → ALU.A	
+1 → ALU.B	
ALU.C → Loop-Count	