

EE-224 (Project)

Little Computer Architecture

Sarvadnya Desai - 210040138

Ishaan Manhar - 210070033


Harsh Raj Chaudhari - 210040060

Akshat Tawaria - 210110014

Specifications:

- ALU: Functions ADD, SUB, NAND, XOR along with Carry and Zero flags.
- Programmer Register (Register File): Contains 8 general purpose registers (R0 to R7) with R7 as PC (program counter)
- Multiple instantiations of Temporary Registers (T)
- Sign extender: A 16-bit extension to add leading zeros to numbers less than 16-bit.

• ALU DESIGN:




Input: ALU-A, ALU-B (16 bit)

Control: operation function code - (2 bit), ALU-OP

Output: ALU-C and Carry and Zero Flags

(Operations Are Functional.)

• Register File (8 registers):



INPUTS: IN (16-bit)


RF-D3, RF-A1, RF-A2, RF-A3
~~WR-ADD~~, ~~RF-ADD~~

RF-D2, RF-D1
OUTPUTS: ~~OUT~~ (16-bit)

CONTROL: WR-EN

We have 1 input demultiplexer and 2 output (read) multiplexers connected to the RF.

Temporary Register (T):



Sign Extension:

To be performed ~~via~~ bit shifting using behavioural modeling.
Concatenate leading zeroes / (or 1s) as required.

15 12 11 9 8 6 5 0

✱ LW (LOAD): 0100 RA RB Imm (6 bit)

① Read Instructions:

PC → Mem-add	
Mem-data → T1	T1-WR
PC → ALU-A	
+2 → ALU-B	ALU-OP
ALU-C → PC	WR-BN

② Understand / Read operands

T1(8-6) → RF-A1	
RF-D1 → T2	T2-WR

③ Compute Address:

T2 → ALU-A	
Sign-Ext(T1(5-1)) → ALU-B	ALU-OP
ALU-C → T2	T2-WR

④ Memory Reading:

T2 → Mem-Add	
Mem-Data → T2	T2-WR

⑤ Update:

T2(11-9) → RF-A3	
T2 → RF-D3	WR-BN

15 12 11 9 8 6 5 0

✱ SW (STORE): 0101 RA RB IMM

① Read Instruction:

PC → Mem-add	
Mem-data → T1	T1-WR
PC → ALU-A	
+2 → ALU-B	
ALU-C → PC	WR-BN

② Read Operands:

T1(8-6) → RF-A1	
RF-D1 → T2	T2-WR
T2(11-9) → RF-A2	
RF-D2 → T3	T3-WR

③ Compute Address:

T2 → ALU-A	
Sign-Ext(T1(5-0)) → ALU-B	
ALU-C → T2	T2-WR

④ Transfer data to memory:

T2 → Mem-add	
T3 → Mem-data	MEM-WR

LM (Load Multiple):

15	12	11	9	7	0
0110			RA	0	13 bits

① Read Instruction:

PC \rightarrow Mem-add	
Mem-data \rightarrow T1	T1-WR
PC \rightarrow ALU-A	
+2 \rightarrow ALU-B	ALU-OP
ALU-C \rightarrow PC	WR-EN

② Store the next instruction, Read Operands:

PC \rightarrow T2	T2-WR
T1(11-9) \rightarrow RF-A1	
RF-D1 \rightarrow T3	T3-WR

③ The Looping State:

④ SETTING UP FOR LOOPING:

T3 \rightarrow MEM-ADD	
MEM-DATA \rightarrow T4	T4-WR
T3 \rightarrow ALU-A	
+2 \rightarrow ALU-B	ALU-OP
ALU-C \rightarrow T3	T3-WR
000 \rightarrow T5(2-0)	T5-WR

⑤

T5(2-0) \rightarrow RF-A3	
T4 \rightarrow RF-D3	T1(0) \rightarrow WR-EN
T5 \rightarrow ALU-A	
+1 \rightarrow ALU-B	ALU-OP
ALU-C \rightarrow T5	T5-WR
T3 \rightarrow MEM-ADD	
MEM-DATA \rightarrow T4	T1(0) \rightarrow T4-WR
T3 \rightarrow ALU-A	
+2 \rightarrow ALU-B	T1(1) \rightarrow ALU-OP
ALU-C \rightarrow T3	T1(0) \rightarrow T3-WR

Repeat ⑤ for control T1(1), T1(2), ..., T1(6)

⑥ Writing k7:

T5(2-0) \rightarrow RF-A3	T1(7) \rightarrow WR-EN
RF-D3 \rightarrow RF-D3	

STORE MULTIPLE (SM):

15	12	11	9	7	0
0101			RA	0	13 bits

① Read Instructions:

PC \rightarrow Mem-Add	
Mem-data \rightarrow T1	T1-WR
PC \rightarrow ALU-A	
+2 \rightarrow ALU-B	ALU-OP
ALU-C \rightarrow PC	WR-EN

② Initiate counter, Read Operands:

000 \rightarrow T2(2-0)	T2-WR
T1(11-9) \rightarrow RF-A1	
RF-D1 \rightarrow T3	T3-WR
T3 \Rightarrow	

③
T4 = content


T3 → MEM-ADD	
MEM-DATA → T4	T4-WR
T3 → ALU-A	
+2 → ALU-B	T1(0) → ALU-OP
ALU-C → T3	T1(0) → T3-WR
T3(2-0) → RF-A3	
T4 → RF-D3	T1(0) → RF-EN
T2 → ALU-A	
+1 → ALU-B	
ALU-C → T2	T2-WR

③ Control Loop:

T2(2-0) → RF-A1	
RF-D1 → T4	T1(0) → T4-WR
T3 → MEM-ADD	
T4-WR → MEM-DATA	T1(0) → MEM-WR
T3 → ALU-A	
+2 → ALU-B	T1(0) → ALU-OP
ALU-C → T3	T1(0) → T3-WR
T2 → ALU-A	
+1 → ALU-B	ALU-OP
ALU-C → T2	T2-WR

- Repeat step ③ for T1(0), T1(1), T1(2), ..., T1(7).

STATE DIAGRAM FOR THE CPU:




ADD r_c, r_a, r_b

S ₁	PC → Mem_Add	
	Mem_Data → T ₁	MRD
	PC → ALU_A	PCE
	+2 → ALU_B	ADD
	ALU_C → PC	T ₁ :E

S ₂	T ₁ (11-9) → RF_A ₁	
	T ₁ (8-6) → RF_A ₂	T ₂ :E
	RF_D ₁ → T ₂	T ₃ :E
	RF_D ₂ → T ₃	

S ₃	T ₂ → ALU_A	
	T ₃ → ALU_B	ADD
	ALU_C → T ₂	T ₂ :E


S ₄	T ₂ → RF_D ₃	
	T ₁ (5-3) → RF_A ₃	RFWE



ADC and ADZ


ADC rc, ra, rb

All the states are same as ADD, but there is one change in state diagram.



ADZ rc, ra, rb

Similarly states are same but change in state diagram.



Clubbing the three state diagrams (ADD, ADC, ADZ)


C.Z \rightarrow 2 bits that we have in instruction.

C-F, Z-F \rightarrow carry flag & zero flag generated in ALU & stored in a d-flip flop.

Truth Table when we perform Addition (go to S_2 from S_1)

C	Z	C-F	Z-F
0	0	X	X
1	0	1	X
0	1	X	1

$$\text{condition} = \bar{C}\bar{Z} + C.C-F + Z.Z-F$$




AD1 rb,ra,imm6

All the states are the same except it ~~is~~ S_2 .

S_5	$T_1(11-q) \rightarrow RF_A_1$ $T_1(5-0) \rightarrow SE6_IN$ $SE6_OUT \rightarrow T_2$ $RF_D_3 \rightarrow T_3$	$T_2!E$ $T_3!E$
-------	--	--------------------

State diagram



NDU / NDC / NDZ

①

S₁:

PC → Mem_Add	T ₁ WR
Mem_Add → T ₁ (16-bits)	
PC → ALU_A	
+2 → ALU_B	ADD
ALU_C → PC	WR-EN

S₂:

T ₁ (11-9) → RF_A ₁	T ₂ WR
T ₁ (8-6) → RF_A ₂	T ₃ WR
RF_D ₁ → T ₂	
RF_D ₂ → T ₃	

S₃:

T ₂ → ALU_A	
T ₃ → ALU_B	
ALU_C → T ₂	NAND

S₄:

T ₂ → RF_A ₃
T ₁ (5-3) → RF_D ₃

to incorporate NDZ and NDC we check condition:
 $z \cdot z' + c \cdot c' + c' \cdot z' = 1$ before entering state 2.

IHI: 00-11 RA Imm
15-12 11-9 8-0

S ₁ :	PC → Mem. Add Mem. Data → T1 PC → ALU-A +2 → ALU-B ALU.C → PC	T1.WR ADD WR.EN
------------------	---	---------------------------

S ₂ :	T _{11(8→0)} → [75] [75] → RF-D ₃ T _{11(11→9)} → RF-A ₃	WR.EN
------------------	--	-------

→ Shifts the 9 bits Imm by 7 bits
↓
Multiplying by 100000000

REQ: 11-00 RA RB Imm
15-12 11-9 8-6 5-0

S ₁ :	PC → Mem. Add Mem. Data → T1 PC → ALU-A +2 → ALU-B ALU.C → PC	T1.WR ADD WR.EN
------------------	---	---------------------------

S ₂ :	T _{11(11→9)} → RF-A ₁ T _{11(8→6)} → RF-A ₂ RF-D ₁ → T ₂ RF-D ₂ → T ₃ T ₁₁₍₅₋₀₎ <u>SE16</u> → ALU-A T ₂ → ALU-B ALU.C → T ₄	T2.WR T3.WR SUB T4.WR
------------------	---	------------------------------------

→ Storing value from RA and RB in T2 and T4
and computing Imm-2

S ₃ :	T ₂ → ALU-A T ₃ → ALU-B ALU.Z → Z	SUB Z.WR
------------------	---	-------------

→ checking Condⁿ

S ₄ :	T ₄ → ALU-A If (Z=1) then T _{11(5→0)} → ALU-B Flag 0 → ALU.B ALU.C → PC	ADD
------------------	---	-----

JAL: 10 00 RA RA Imm
15 12 11 9 8 0

S1:	PC \rightarrow Mem_Add	TI-WR
	Mem_Data \rightarrow T1	
	PC \rightarrow T2	
	PC \rightarrow ALU-A	ADD
	T2 \rightarrow ALU-B	
	ALU-C \rightarrow PC	WR-EN

S2:	T2 \rightarrow RF-D3	WR-EN
	T1(11-0) \rightarrow RF-A3	
	T1(8-0) $\xrightarrow{SE16}$ ALU-A	SUB
	2 \rightarrow ALU-B	
	ALU-C \rightarrow T2	T2-WR

- ① Storing PC in RA
② Computing Imm-2 and Storing in T2

S3:	T2 \rightarrow ALU-A	
	PC \rightarrow ALU-B	WR-EN
	ALU-C \rightarrow PC	

JALR

10 01 RA RB Imm
(15-12) (11-9) (8-6)

S1: Same as JAL

S2:	T2 \rightarrow RF-D3	WR-EN
	T1(11-0) \rightarrow RF-A3	
	T1(8-0) \rightarrow RF-A1	
	RF-D1 \rightarrow T2	T2-WR

- ① Storing PC in RA
② Storing Address in RB to T2

S3:	T2 \rightarrow PC	T2-WR
-----	---------------------	-------