
]	EE-224 (Project)
	Little Computer Architecture
	Sarvadnya Desai - 210040138
	Ishaan Manhar - 210070033
	Marsh Raj Chaudhari - 210040060
	Akshati Taparia - 210110014
	Specifications!
•	ALU: Functions ADD, SUB, NAMB, XOR along with Carry and
	Zero flags.
•	Programmer Register (Register File): Contains 8 general purpose
	registers (RO to R7) with R7 as PC (program counter)
•	Multiple instanciations of Temporary Registers (T)
•	Sign extender: A 16-bit extention to add leading zeros to
	numbers loss than 16-bits.
,	

Sundaram



	IN T-WR		,			
Sign B	performed 'wife	. Lik ch	of the c	subc be	haviour	J. MO
Concate	unate leading	Zeroes / lo	or 15) e	as requ	red.	
		<u> </u>		,		4
					ď	1
	· · · · · · · · · · · · · · · · · · ·					
	, t					¥
	,					7
	4 · · · · · ·			*		
		,				
				×		
		, i				

FOR LDUCATIONAL USE

Sundaram

	16 101 98 15							
*	LW(LOAD); 0100 RA RB Imm (6 bit)							
"	Read hamations		Understand Reed operands					
	pc - Men-add			T1(8-6) -> PF_A1				
	Merro Jata -> T1	T1_WK		$RF_{-1}D_{1} \longrightarrow T_{2}$	TZ-WR			
	PC -> ALU-A		(3)	(3) Compute Address:				
`	+2 - ALU_B	ALU_OP		T2 - ALU-A				
	ALU-C -> PC	Mr-En		Sign- Ext (T, (5-1)) - ALU'!	B ALU-OP			
(3)	,	y		ALU-C ->TZ	T2_WA			
•			3)	Uplate:				
	Man-Data -> T	72_	1	T, (11-9) -> RF_A3				
				T2 - KF-103	WR-BH			
	15	12 11 9	18 65	0				
*	SW (STORE): 10	101 PA	RB IMM					
	read from Frometion	<u>^ : </u>	<u></u>	Real Operands:				
	PC -> Mon-all			71(8-6) -> RF_A1				
	Men. dota -> T1	- サイー	Nh	rf_01 -> 71	72-WK			
	PC -> ALU_A			T1(41-9) -> RP-A2	1			
	+2 - ALU-8			$12-02 \rightarrow T3$	TB-WR			
	ALU-C -S PC	WR-B						
<u></u>			(A Transfer bata to mar	loryi			
	72 - ALU_A			T2 -> Mem-add				
	Sign Ext (71 (5-0)		1	1 T3 - Mem. date	al Mem-wri			
	ALU-C -> T	1	172-Wk					
-								
			1					
	FOR EDUCATIONAL USE							

Sundaram


			9 7	0		
-41	LM (Load Mulbiple)	loug R	1 .			
	Real Instruction:	101101.	(F)	Store the next inska	was repla	Dyerando1
	PL -> Mem-add		, ·	PC -> T2	T2_WR	
	Mem-data -> 11	71_WR		T1(11-9) -> RF_A)		
ì	PC -> ALU_A	-		RP_DI -> 73	T3.WA)	
		ALU_OP	©	The Looping State		
	ALU-C -> PC	Wr-En		T5(2-0) - RF-A3	4	
(3)	SETTING UP FOR LO	popinly,		$T4 \rightarrow RF - D3$	71(0)-101	r_en
	73 -> MEM_ADD			TS -> ALU-A		
	MBM DATA Th	14-WR		+1 -> ALU-B	ALU-OP	
,	T3 -> ALU-A			ALU_C- TS	TS_WR	
	+2 -> ALU-B	ALU. OP	•	73 -3 MBM_AOD		
	ALU_C -> 73	73-WR	, .	MBM_DATA -> Th	71(0)→ T4	_wr
	000 → T5(2-0)	15-WR		T3 - ALU-A		
	M			+2 -> ALU-8	T1(1) -> A	LU-or
	Report (3) for montrol	T\$(1), T\$(2).	T1(6)	ALU-C -> T3	T1(0) + T3.	-WR
(5)	Withy ky;					
	$\begin{array}{c c} T5(1-0) \longrightarrow PF- \\ \hline T6 \end{array}$)-> WK-EM			
	BE-D3 -> AP-	D3	'			
1.	4		100/01	h: i		
	\$ TORE MULTIPLES (3)	1): [0191	IKHIOI	Bits		
①	Read Instructions		•	1 Initerate count	,	1
	Pc -> Men_ ad			"000 → T\$(2-)	
	Mandata -> T1	T1-W)	2	7.(11-7) -> RF_A		
	PE -> ALU-A +2 -> ALU-B			RF D1 -> T3	13. WK	
		A10,01	N N	T3 ->		
	ALU.C -> PC	WR-EM	1			
11						

(Sundaram)

8		(ontrol. Loop!		
	T3 - MEMADO	72 (2.0) -> RF_AI		
Tho contest	MEM-DATE THE THEORY	RF-81 -> T4	T1(0) -> T4_WR	
	173 -> ALU-N	T3> MEM-App		
	12 - A LO-B TI(0) - ALU-OF	T4.WE - MEM.OATA	7160- MBM-WR	
	ALU-C -> T3 71(0) -> +3.10p.	TO -> ALU-A		
	T5(2-0) -> REA3	+2 -> ALU-B	91(0) - ALULOP	
	174 -> P.F-03 TILOY- BIREN	ALU-C - 73	T1(0) -> T3_WX	
	T2 -> PALU-A	TZ - ALU_A		
	+1 ALU/3	+1 - ALU-B	ALUZOP	
	ALU_(-> /12 / TYWR	ALULE - TZ	72-WR	
	1	, cr W.//,		
		c		
		^ .	• \	
			*	
			· , .	
				7
	,		4	
			•	
			·	

FOR EDUCATIONAL USE

Jundaram)



(Sundaram)

ADC and ADZ ADC rc, ra, rb All the states are same as ADD, but there is one change in state diagram. ADZ rc, ra, rb Simillarly states are same but change in state diagram. Clubbing the three State diagrams (ADD, ADC, ADZ)

C.Z > 2 bits that we have in instruction.

C-F, Z-F > Careyflag & zero flag generated in ALU


& stored in a d-flip flop.

Truth Table when we perform Addition (go to Sz froms,)

C | Z | C-F | ZE|


1	who table other actions						
-	C	12	C-F	ZE			
100	0	0	X	x			
	1	0	1	\times			
	0	1		1			

condition= CZ+ C.C-F+Z.Z.F




ADI rb,ra, imm 6

All the states are the same escrept it & Sz.



State diagram



NOU NOC NOZ

PC > Mem_Add

Mem_Add > T_(b-bits)

PC > ALU A

+2 > ALU B

ADD

ALU_C > PC

WR-EN


T2 -> ALU_A


T3 -> ALU_B

ALU_C -> T2

 $T_2 \rightarrow RF A_3$ $T_{1(5-3)} \rightarrow RF D_3$

to incorporate NDZ and NDC we check condition: $z \cdot z1 + c \cdot c1 + c^2 z^2 = 1$ before enlesing state 2.





S2:
$$T_2 \rightarrow Rf \cdot D_3$$
 WP. EN
 $T_1(R_1 \cdot Q_1) \rightarrow Rf \cdot A_3$
 $T_1(R_2 \cdot Q_2) \rightarrow Rf \cdot A_1$
 $Rf \cdot D_1 \rightarrow T_2$

T, - PC TEMP