

# **IITB RISC MULTI-STAGE PIPELINED MICROPROCESSOR**

## **TEAM MEMBERS**

ANUBHAV BHATLA

NEERAJ PRABHU

HARSHVARDHAN

OJAS PATIL

## FLOW CHARTS

### ADD/ADC/ADZ/NDU/NDC/NDZ

PC=>inc, IM<sub>em</sub>-A  
inc=> PC  
IM<sub>em</sub>-D=> IR  
IR<sub>11-9</sub>=> RF-A1  
IR<sub>8-6</sub>=> RF-A2  
PC=>r7  
RF-D1=> ALU-A  
RF-D2=> ALU-B  
ALU-C=> RF-D3  
IR<sub>5-3</sub>=>RF-A3

### ADL

PC=>inc, IM<sub>em</sub>-A  
inc=> PC  
IM<sub>em</sub>-D=> IR  
IR<sub>11-9</sub>=> RF-A1  
IR<sub>8-6</sub>=> RF-A2  
PC=>r7  
RF-D1=> ALU-A  
RF-D2=> IS=> ALU-B  
ALU-C=> RF-D3  
IR<sub>5-3</sub>=>RF-A3

### ADI

PC=>inc, IM<sub>em</sub>-A  
inc=> PC  
IM<sub>em</sub>-D=> IR  
IR<sub>11-9</sub>=> RF-A1  
IR<sub>8-6</sub>=> RF-A3  
PC=>r7  
RF-D1=> ALU-A  
IR<sub>5-0</sub>=> SE6=> ALU-B  
ALU-C=> RF-D3

### ADI

PC=>inc, IM<sub>em</sub>-A  
inc=> PC  
IM<sub>em</sub>-D=> IR  
PC=>r7  
IR<sub>11-9</sub>=> RF-A3  
IR<sub>8-0</sub>=> 7S=> RF-D3

## LM

PC=>inc, IM<sub>em</sub>-A  
 inc=> PC  
 IM<sub>em</sub>-D=> IR  
 IR<sub>11-9</sub>=> RF-A1  
 PC=>r7  
 RF-D1=> inc, LMSM  
 LMSM=> DM<sub>em</sub>\_A  
 inc=> LMSM  
 dec=> RF-A3  
 DM<sub>em</sub>=> RF-D3

## SM

PC=>inc, IM<sub>em</sub>-A  
 inc=> PC  
 IM<sub>em</sub>-D=> IR  
 IR<sub>11-9</sub>=> RF-A1  
 dec=> RF-A2  
 PC=>r7  
 RF-D1=> inc, LMSM  
 LMSM=> DM<sub>em</sub>\_A  
 inc=> LMSM  
 RF-D2=> DM<sub>em</sub>-D<sub>in</sub>

## JLR

PC=>IM<sub>em</sub>-A, inc  
 IMem-D=> IR  
 PC=>r7  
 inc=> RF-D3  
 IR<sub>11-9</sub>=> RF-A3  
 IR<sub>8-6</sub>=> RF-A2  
 RF-D2=> PC

## JRI

PC=>IM<sub>em</sub>-A  
 IMem-D=> IR  
 IR<sub>11-9</sub>=> RF-A1  
 PC=> r7  
 RF-D1=> ALU-A  
 IR<sub>8-6</sub>=> SE9=> ALU-B  
 ALU-C=> PC

## BEQ

PC=>inc, IM<sub>em</sub>-A  
IMem-D=> IR  
IR<sub>11-9</sub>=> RF-A1  
IR<sub>8-6</sub>=> RF-A2  
PC=>r7  
RF-D1=> ALU-A  
RF-D2=> ALU-B  
PC=> ALU2-A  
IR<sub>5-0</sub>=> SE6=> ALU2-B  
if ALU-Z==1 then ALU2-C=> PC  
else inc=> PC

## JAL

PC=>inc, IM<sub>em</sub>-A  
IMem-D=> IR  
PC=>r7  
INC=> RF-D3  
IR<sub>11-9</sub>=> RF-A3  
IR<sub>8-0</sub>=> SE9=> ALU2-B  
PC=> ALU2-A  
ALU2-C=> PC

## LHI

PC=>inc, IM<sub>em</sub>-A  
inc=> PC  
IM<sub>em</sub>-D=> IR  
PC=>r7  
IR<sub>11-9</sub>=> RF-A3  
IR<sub>8-0</sub>=> 7S=> RF-D3


## LW

PC=>inc, IM<sub>em</sub>-A  
inc=> PC  
IM<sub>em</sub>-D=> IR  
IR<sub>8-6</sub>=> RF-A1  
PC=>r7  
IR<sub>11-9</sub>=> RF-A3  
RF-D1=> ALU-A  
IR<sub>5-0</sub>=> SE6=> ALU-B  
ALU-C=> DM<sub>em</sub>-A  
DM<sub>em</sub>-D=> RF-D3

# HAZARDS

For Hazard detection and mitigation, we have created 7 hazard blocks which work in the following manner:

## Hazard\_BEQ




For the BEQ instruction, we need to branch if the zero flag is set in the Execution stage.

Therefore we can have 4 possible cases:

- We predicted the branch as taken (match='1'), and the branch was taken (EXMEM\_z='1'): The history bit will be set to '1' and the haz\_BEQ to '0' since there was no hazard detected.
- We predicted the branch as taken (match='1'), but the branch was not taken (EXMEM\_z='0'): The history bit will be set to '0' and the haz\_BEQ to '1' since there was a hazard detected.
- We predicted the branch as not taken (match='0'), and the branch was taken (EXMEM\_z='1'): The history bit will be set to '1' and the haz\_BEQ to '1' since there was a hazard detected.
- We predicted the branch as not taken (match='0'), and the branch was not taken (EXMEM\_z='0'): The history bit will be set to '0' and the haz\_BEQ to '0' since there was no hazard detected.

## Hazard\_JAL




For the JAL instruction, we need to jump to the address PC+Imm.

Therefore we can have 2 possible cases:

- We predicted the jump as taken (match='1'), and the jump was taken (EXMEM\_opcode="1001"): The history bit will be set to '1' and the haz\_BEQ to '0' since there was no hazard detected.
- We predicted the branch as not taken (match='0'), and the branch was taken (EXMEM\_opcode="1001"): The history bit will be set to '1' and the haz\_BEQ to '1' since there was a hazard detected.

## Hazard\_JLR




For the JLR instruction, we need to jump to the address in regB.

Therefore we can have 2 possible cases:

- We predicted the jump as taken (match='1'), and the jump was taken (RF\_D2=IFID\_PC\_Op): The history bit will be set to '1' and the haz\_BEQ to '0' since there was no hazard detected.
- In every other case, the history bit will be set to '1' and the haz\_BEQ to '1' since there was a hazard detected.

## Hazard\_JRI




For the JRI instruction, we need to jump to the address Ra+Imm.

Therefore we can have 2 possible cases:


- We predicted the jump as taken (match='1'), and the jump was taken (ALU\_C=IDRR\_PC\_Op): The history bit will be set to '1' and the haz\_BEQ to '0' since there was no hazard detected.
- In every other case, the history bit will be set to '1' and the haz\_BEQ to '1' since there was a hazard detected.

## Hazard\_EX



If we encounter an instruction of the form ADD/ADC/ADZ/ADL/NDU/NDC/NDZ R7, Ra, Rb with the necessary conditions or ADI Rx, R7, Imm6, we observe an R7 hazard and thus haz\_EX will be set to '1' and '0' otherwise.


## Hazard\_MEM



If we encounter an instruction of the form LW R7, Rx, Imm6, we observe an R7 hazard and thus haz\_EX will be set to '1' and '0' otherwise.



## Hazard\_WB



If we encounter an instruction of the form `LHI R7, Imm9`, we observe an R7 hazard and thus `haz_EX` will be set to '1' and '0' otherwise.