

DMA (Direct Memory Access)

1

Both Programmed I/O, Interrupt driven I/O has some drawbacks


- Programmed I/O needs
- The I/O transfer rate is limited by the speed with which UP can test & service a device
- The UP is tied up in managing I/O transfer, a no. of instrⁿ must be executed for each I/O transfer.

In programmed I/O → CPU is idle.

In interrupt driven I/O → Interrupt has to be handled


Interrupt can generate say after each 4 bytes transfer

DMA:- It is a data transfer technique used to transfer large amount of data ^(block of data) b/w I/O device & memory. eg b/w HDD ↔ m/m, External port ↔ m/m without severely impacting CPU performance much.




2 things need to be understood here:- 1) CPU wrt data
2) DMA Controller figure.

CPU Bus signals for DMA transfer



DMA Controller :- A circuit to handle ^{large} data trans. b/w I/O device & m/m (A small processor)



Address Register :- Stores the starting address of m/m from where the data ^{or (blocks)} has to be read or written

Word Count Register :- how many words to be transferred

Control register :- Stores READ or WRITE

- 1) When I/O device sends some DMA request (for telling it has to store some data into m/m, say).
- 2) The DMA controller sends BR request to CPU. CPU will tell CPU to leave the buses for DMA. CPU will enable DS, RS DMA select, register select

- ④ CPU makes $BG=1$, telling DMA that its ^(CPU)buses are disabled. & DMA can use them for its transfer.
as now CPU has no control over its buses. ✓
- ⑤ Now DMA Controller makes DMA Ack line = 1
telling I/O device that its work will be done
sooner.

⑥ ~~Now the address in Address Reg. is transferred~~

- ⑦ Now for I/O ~~to~~ m/m transfer, I/O device provides some data & put in data register in DMA controller.

- ⑧ CPU will initialize DMA controller registers ^{via its data bus}. It puts the starting address of m/m where data has to be stored.

→ put # of words to write (inside Wx register)

→ put Read/Write in control register
(acc. to what has to be done by I/O device)

→ (Also tells address of HDD ^{I/O} block, which has to be written, or I/O device involved)

- ⑨ So after CPU initializes DMA controller, & DMA controller gets ~~data~~ block of data from I/O device.
DMA controller is now ready for data transfer to m/m

Remember:- Now CPU has no control over its bus towards m/m. DMA will use those buses


while Data transfer b/w I/O & m/m occurs, via buses, CPU will do other non-m/m tasks.

Addr Register = 200

WC = 4 bytes

Control register = Write

to m/m



- ⑦ After each byte is written to m/m, WC is decremented. ^{and register value is incremented.} When WC = 0, then DMA controller stops. Now DMA sends a interrupt to CPU, telling its data transfer to m/m is over.

Cycle Stealing

Normally CPU has to do transfer b/w CPU to m/m

Now DMA controller will get hold of m/m bus & CPU cycle in b/w for some time & use bus for ~~block~~ data transfer b/w m/m \leftrightarrow I/O

DMA can work in 2 modes

Block mode


\Rightarrow transfer all data once b/w I/O \leftrightarrow m/m in continuous manner.

Cycle Stealing mode
~~Block transfer mode~~ (CSM)


\Rightarrow transfer ^{data} in ~~some~~ words.

After each ^{word} ~~block~~ is transferred by ^{DMA b/w} stealing ~~no~~ CPU cycle, an interrupt is sent to CPU by DMA. Then interrupt is handled. Again, new ^{word} ~~block~~ is transferred by DMA.

Note! In Cycle Stealing mode.



CSM:- A way of ^{is} data transfer b/w m/m & I/O such that DMA steals some CPU cycle & do its task & then CPU works & then DMA works in interleaved fashion.



DMA transfer in Computer

- * ~~CPU~~ DMA Steals ^{m/m} Cycles from CPU
 - * When DMA & CPU both have data to transfer ^{from} to/from m/m, then DMA gets the priority for transfer of data. (Why)? → due to data loss.
- Because →
- 1) the I/P may overrun the DMA buffer & data will be lost
 - 2) Similarly, the O/P to DMA may also be lost if DMA is not given priority for transfer. Some garbage data may be given to O/P lines.

Q) A processor is fetching instructions @ the rate of ~~1~~ 1 MIPS. A DMA module is used to transfer Characters to RAM ^(main m/m) from a device transmitting at 9600 bps. ~~How much~~ [^] (assume 1 byte transferred in 1 code). Find

- time to transfer 1 character by DMA module
- " " fetch 1 instruction by CPU
- How much time will the processor be slowed down due to DMA activity?

Ans) a) DMA

$$\text{9600 bps} = \frac{9600}{8} \text{ Bytes/sec} = 1200 \text{ Bytes/sec}$$

1200 Characters \rightarrow in 1 sec.
 \downarrow or Character [1 char = 1 Byte]

$$1 \text{ " } \rightarrow \frac{1 \text{ sec}}{1200} = 833 \text{ us} \quad \underline{\underline{\text{Ans}}}$$

b) CPU

$$10^6 \text{ instructions} \rightarrow 1 \text{ sec}$$

$$1 \text{ instructions} \rightarrow \frac{1 \text{ sec}}{10^6}$$

$$= 1 \text{ us} = 10^{-6} \text{ sec}$$

$$c) \text{ Slowdown} = \frac{1200 \text{ us}}{10^6 \text{ us}} = 1.2 \text{ ms}$$

$$d) \text{ Slowdown\%} = \frac{1200}{10^6} \times 100 = 1.2 \times 10^{-3} \times 10^2 = 1.2 \times 10^{-1} = 0.12\%$$

d) If 4 bytes are transferred ^{to m/m} in every 1 cycle by DMA controller (using cycle stealing), then find DMA cycles involved in transferring ~~9600 bps~~ 9600 bps =

9600 bps = 1200 bytes/sec

of DMA cycles = $\frac{1200 \text{ bytes/sec}}{4} = \frac{1200}{4}$


= 300 DMA cycles.

> Consider a device 1 mbps is operating in a cycle stealing mode of DMA whenever 16 Byte word (word size = 16 bytes) is available, it is transferred into m/m in 4 us. What is the % of time up is blocked due to DMA?

Ans) % of time up is blocked due to DMA = $\frac{\text{time for which data is transferred from device to m/m (X)}}{\text{DMA}}$

In general
 $X = \text{Idle time or m/m cycle time}$
 $Y = \text{Data transfer time by device}$

time for which 1 word is transferred by device to DMA controller (Y)



$X = \text{cycle 4 usec}$

$Y = ?$

1 word = 16 bytes

Transfer rate of device = 10^6 Bytes/sec

⇒ time required to transfer 1 word (16 bytes) = 16 usec

⇒ $\left(\begin{array}{l} 10^6 \text{ bytes} \rightarrow 1 \text{ sec} \\ 1 \text{ bytes} \rightarrow \frac{1}{10^6} \\ 16 \text{ " } \rightarrow \underline{16 \text{ usec}} \end{array} \right)$

Required % = $\frac{4 \text{ usec}}{16 \text{ usec}} \times 100 = 25\%$