

Virtual memory

Virtual memory addressing is one of the possible model to access the data and programs of main memory or manage the main m/m

- To Understand virtual m/m addressing model, we first understand the other memory - management alternative or other alternatives to store program or data in m/m


1st model/method :- (Physical addressing)

- The programmer should know the amount of m/m present in computer
- The pgms are made by keeping in mind the physical addresses of m/m


Program's View of world :-

Dis :-

- ① Difficult to relocate
- ② " " Swap in-swap out



main m/m




main m/m

② 2nd model (byte + offset addressing)
or load time binding




Programmer view




physical m/m

- H/w register used.
- Programmer think . pgm starts at 0, but using H/w register, pgm relocate at other address in m/m
- Pgm cannot be fragmented

3rd model (Virtual addressing model)



Programmer View
(Virtual m/m)



Reality
(Physical m/m)

- Programmer think pgm as ⁱⁿ contiguous allocation
- But Pgm is fragmented into pages
- Not all pages are kept in m/m.

Ques:- Consider 4 cache block initially empty with following MM block reference request:

4, 5, 7, 12, 4, 5, 13, 4, 5, 7

(v) ~~4, 5, 7~~, same as LRU

Identify the hit ratio by using

(i) FIFO (ii) LRU (iii) DM

(iv) 2-way SAM with LRU

(v) Associative with LRU

4, 5, 7, 12, 4, 5, 13, 4, 5, 7
H H

(i)

4	13
5	4
7	5
12	7

$$\text{Hit Ratio} = \frac{2}{10} = 0.2$$

$$\text{Miss Ratio} = 1 - \text{Hit Ratio} = 1 - 0.2 = 0.8$$

(ii)

4, 5, 7, 12, 4, 5, 13, 4, 5, 7
H H H H

4
5
7 13
12 7

$$\text{Hit Ratio} = \frac{4}{10} = 0.4$$

$$\text{Miss Ratio} = 1 - 0.4 = 0.6$$

(iii)

4, 5, 7, 12, 4, 5, 13, 4, 5, 7
H H
K%N=i
K%4

0	4, 12, 4
1	5, 13, 5
2	
3	7

$$\text{Hit Ratio} = \frac{3}{10} = 0.3$$

$$\text{Miss Ratio} = 1 - 0.3 = 0.7$$

(iv)

No. of set = $\frac{N}{p} = \frac{4}{2} = 2$ 4, 5, 7, 12, 4, 5, 13, 4, 5, 7
H H H H
K%2=i

0	4, 12
1	5, 7, 13, 7

$$\text{Hit Ratio} = \frac{4}{10} = 0.4$$

$$\text{Miss Ratio} = 1 - 0.4 = 0.6$$

FIFO

Ques:- Consider a 4 way set associative cache with total 16 cache blocks.

Main memory block requests are:

0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 8, 48, 32, 73, 92, 155, 2

Sol:-

$$\text{No. of set} = \frac{16}{4} = 4$$

$$\begin{array}{cc} k \bmod n & H \\ \downarrow & \downarrow \\ \text{Block No} & \text{No. of set} \end{array}$$

$$0 \bmod 4 = 0$$

$$255 \bmod 4 = 3$$

S ₀	0, 4, 8, 216, 48, 32, 92
S ₁	1, 133, 129, 73
S ₂	2
S ₃	255, 3, 159, 63, 155

LRU

S ₀	0, 4, 8, 216, 8, 48, 32, 92
S ₁	1, 133, 129, 73
S ₂	2
S ₃	255, 3, 159, 63, 155

LRU

Ques:- Consider a fully associative cache with 8 cache blocks (0-7) and the following sequence of memory block requests:

^M4, ^H3, ^H25, ^H8, ^H19, ^H6, ^H25, ^H8, ^H16, ^H35, ^H45, ^H22, ^H8, ^H3, ^H16, ^H25, ^H7


If LRU replacement policy is used, which cache block will have memory block 7? (Gate 2004)

0	4 45
1	8 22
2	25
3	8
4	19 3
5	6 7
6	16
7	35

Cache

Cache Block at = 5

Cache Replacement Algorithms



Why use CRA?

→ Miss Penalty Reduce

→ Hit Increase

so that we get optimized result.

* Cache Replacement Algo is not used in Direct Mapped technique.
used in only Set Associative & Fully Associative technique