Both Programmed Ito, Interript dinen Its has some drewbacks

- Programmed Is needs


The Its transfer rate is dimited by the speed with which Up can test & service a device

- The up is tied up in managing I/o transfer, a no. of instr must be exercised for each It transfer.

In programmed ITO -> CPU as idee.

In interrupt driven Is > Interrupt has to be harded Interrupt can generate say ofter each 4 bytes transfer

DMA: It is a data transfer technique used to transfer large amount of data b/us Its device & memosy, et b/us HDD ES m/m, External port ES m/m without severly impacting CPU performance much.



2 things needs to be undextood here! - 1) CPU with deta
2) DMA contailer
figure.

CPU Bus signals for DMA transfer

Bus Report BR & Data bas y disables when

Bus Grant BG UP Real

WR Swate

DMA controller: - A circuit to handle date trans.

blue BITO dence D m/m (A small processor)

Addresses

Data los Data bolder

DMA seded Ds and

Register seded Rs you

Reed RD Internet

bus work count

Register

BR

Control Register

DMA Acknowledge Plo

Address Register! - Stores the Sterring address of m/m from where the date has to be red or written word court Register! - how many words to be transferred Control register! - Stores Reap our written

- iet has to Store some date into m/m, say).

 It has to store some date into m/m, say).
 - 2) The DMA contriller sends BR treprent to CPU.

 CARU WATER TO SELL CPU to legre the buses for DMA. CPU WILL. Enough DK, RS

 DMA scheely report below

D CPU mates BG=1, telling DMA that etter bosco are disabled. I DMA can ose their der ets trents.

(9 Now DMA contoller makes DMA Ack Sone =1 felling Its duce that it's work love bedone SOONEY. (1) Hotel the determinent the second of the Starters (3) Now for Ilo 3 m/m transfer, I/s device provides some date I pot in data kepsty in DMA contabiler. O COU Well initialise DMA controller of m/m reporters in the data book the separting address of m/m Where date has to be stored. -) put # of words to write (inside we register) -> put Real/write in control register (acc. to what has to be done) by Its dence -) (Also Jels address of HDD blode, which chas to be written, or IT= device inwed) So after CDO initialises DMA contaller, & DMA cont. gets data black of data from Its device. DMA controller és now ready for data toouter to m/m Remember!- NOW CAD has no control over its bus towards m/m. DMA will ose those buses while Data transker b/w 758 m/m occurs, Via boses, CPO will do other non-m/m


Addr Rejiski = 200 (200) Control regret = Write 202 main m/m After each byte is lowten to m/m, we as decremented. I have register value is incremented. When we so then DMA contaller Staps. Now DMA sends a [interopt to COU. telling ets dets transter to m/m es over. Cycle Stealing) Normally con has to do transfer b/w contomin Now DMA. Controller will get hold of mymber D. CAU cycle in 6/10 for some time of ose bus for todacle data transfer 6/0 m/m(=) ITo DMA can work in 2 modes \$ Boxt/ block made Stock transfer mate (CSM) > transfer in some >> transfer all data bette words. once blo Ibo m/m After each word &A

After each word

After each word

After each word In Continous manner. transferred by steeling no CAU cycles a intemope DMA Works of DMA works of Interriger Is sent to upo by DMA. Then interopy is handled. Ageln, new losse CSM! - A way of Date transfer is transpored by DMA blu m/m 2 Hs but that DMA Steels some CPU cycl & do its starte & then

COO works & than DMA WOYKs. in interfequent fashion.



A processor is fetching enstructions and the rate LAMP IMIPS, A DMA modele is used to transfer. Characters to RAM from a device transmitting at. 9 600 bps. How much. (assume 1 byte transferred in 1 code) a) time to transfer . I character by DMA module forch I instruction by CPU How much dine will the processor be slowed down due to DMA activity Am) a) DMA 1000 9600 bps = 9600 Bytes/802 = 1200 Bytes/ &c ·1200 Charecter - Jen 1 sec Charecter [1 char = 1 Byte) -> 1 ke = 833 les An 10 enstructions instructions 1 le Sec = 15 sec d) Sloudown/ = 1200 x100 = 1.2 x153 x102

d) Slovdovn'/ = $\frac{1200}{106} \times 100 = 1.2 \times 10^{-1} \times 10^{-1}$ = 0.12° /

If 4 bytes are transfered in every I cycle by

DMA constiller (visy order steeling) Amp cycles involved in transminy bosomber 9600 bps = 9600 bps = 1200 bjtos/sc # of DMA cycles = 1200 600 = 1200 =300 DMA Cyas.) Consider a device 1 mb/s 1s operating in a cycle Stealing mode of DMA Whenever 16 Byeword (words be = 16 Byt is available jet is toansferred into m/m in Yus. What is the Y. of time up is blocked due to DMA? Air) 1/4 dire up to blocked due to DMA = time for which data is transferred from decide to idle tire or time for which to I word is transformed by In general y = Date transfer times device to DMA controller (Y) X = 18,00 idle from X= martin Cycle Yusec 4 = ? 1 word = 16 bytes transfer rate of dence = 106 Bytes/see >> time rejoired to transfer I word (16 by to) = 16 u see 1 logtes -> 1 see 16 11 -> 16 isee / Reported 1. = 4 41 Sec XID = 25%.