


Timing and Control Unit in 8085

→ Serial I/O segment.

- MP 8085 is able for serial communication and parallel communication.
- In general, MP perform parallel communication.
- MP can perform serial communication by using serial I/O segments.
- Parallel communication is faster than serial communication.

There are two pins available for serial communication -

- i) S_ID (Serial In Data)
→ To receive serial data.
- ii) S_OD (Serial Out Data)
→ MP use this pin to transfer serial data.



Instruction decoder segment

- ▷ Instruction Register (IR)
- ii) ▷ Instruction Decoder → fetching

IR → 8 bit special purpose register which is used to store the opcode, which is next to be going to fetch.

- ⇒ It is the only register which cannot be accessed by user.
- ⇒ There is no any instruction available from IR.

Instruction Decoder → used to decode the opcodes. So that MP can perform the given operation.

Timing Segment \rightarrow $x_1, x_2,$
clock out

Power Supply \rightarrow +5V, GND

Control Signals \rightarrow READY, RD, WR, ALE

Status Signal \rightarrow S₀, S₁, IO/M

DMA Signal \rightarrow HOLD, HLDA

Reset Signal \rightarrow RESET^{IN}, RESET^{OUT}

Timing Segment

$\rightarrow x_1, x_2,$
clock out

Control segment

i) control signals
 \rightarrow READY, RD,
WR, ALE


ii) Status Signal
 \rightarrow S₀, S₁, IO/M

iii) DMA Signal
 \rightarrow HOLD, HLDA


iv) RESET Signal.
 \rightarrow RESET^{IN}, RESET^{OUT}.

Timing Segment


\rightarrow This segment is basically used to provide clock signal to CPU and peripheral devices.



T-Flip Flop



T FF (Toggle)



→ Crystal frequency ($f_{crystal}$) is divided in two equal frequencies by using T.F.T.

$$f_1 = f_2 = \frac{f_{crystal}}{2}$$

→ These frequencies are provided to MP & peripheral devices for maintaining the synchronization b/w them.

Control segment

1) Control Signals

i) ALE \rightarrow RD \rightarrow WR \rightarrow READY

• ALE (Address latch enable)

→ This signal is used to enable the address latch.

→ This signal is used for demultiplexing of multiplexing buses.

• Read Signal (RD)

$\bar{RD} \rightarrow$ MP will perform read operation

$\bar{RD} \rightarrow$ MP does not perform read operation.

• Write Signal (WR)

→ will perform write operation

↓ does not perform write operation

• READY

→ used by slower peripheral devices.

→ this signal imposes wait state to MP.

READY → MP is in wait state

↓ slower peripheral devices are ready to transmit its data

2) Status Signals

1. $\overline{IO/M}$, 2. S., 3. S.

$\overline{IO/M} \rightarrow$ MP will operate with memory

$\overline{IO/M} \rightarrow$ MP will operate with I/O devices.

S ₀	S ₁	Operation
0	0	Read
1	1	Write

$10/\bar{M}$	S_0	S_1	RD	WR	Operation
0	0	1	0	1	Memory read
0	1	0	1	0	Memory write
0	1	1	0	1	Memory fetch
1	0	1	0	1	IO read
1	1	0	1	0	IO write
1	1	1	1	1	Interrupt acknowledge

3) RESET Signals.


- this signal is used to reset the memory or the MP or peripheral device.
- RESET IN → used for MP for resetting MP.
 - it reset the content of accumulator, SP, PC, flag register, general purpose registers.

2) RESET OUT → used to reset the peripheral devices.


4) DMA signals

→ direct memory access

the device which has higher speed than MP is called DMA device.



HOLD → when DMA device want to communicate with MP, it sent hold signal to MP.



when MP receive HOLD signal, it performs following task


- MP suspend all its operations, and save the intermediate result in stack.
- ii) MP release its command from all bus
- iii) it sends MLD A signal to DMA device.

→ HLDA (Hold acknowledgement)
 → sent by up to DMA device.
 When DMA device received HLDA signals,
 it transmit its data directly in
 the memory. Hence this data
 transfer operation is also
 known as "Input to memory data
 transfer operation".


Timing Diagram of 8085

- 1) opcode fetch
- 2) Memory Read (4T states)
- 3) Memory write (3T)
- 4) I/O read
- 5) I/O write


Opcode Fetch



Memory Read



Memory Write



Timing Diagram of Machine Cycles

A \rightarrow 200011

i) LDA 2000H

	Fetch	Decode	Execute
1	00		
2	00		
3	20		

1. Opcode fetch (4T)
2. Memory read (3T)
3. Memory Read (3T)
4. Memory Read (3T)

(ii) STA 2000H;

1. Opcode fetch
2. Mem. read
3. Mem. read
4. Mem. write

(iii) MVI B, 25H

1. O/p fetch (4T)
2. Mem Read \leftarrow B (T)

(iv) LHLD 5000H

- i) O/p fetch
- ii) Mem. Read }
Mem. Read }
- iii) Mem. Read }
Mem. Read }
- iv) Mem. Read }
Mem. Read }