

## Timing and Control Unit in 8085

### ⇒ Serial IO Segment

- $\mu p$  8085 is able for serial communication and parallel communication.
- In general,  $\mu p$  perform parallel communication.
- $\mu p$  can perform serial communication by using serial IO segment.
- Parallel communication is faster than serial communication.

There are two pins available for serial communication.

- i) SIO (Serial In Data)  
→ to receive serial data.
- ii) SOD (Serial Out Data)  
→  $\mu p$  use this pin to transfer serial data.

11010110 <sup>serially</sup> → 11010110  
total 8 clock pulses

11010110  
| | | | | data bus → 1 clock pulse  
11010110

### Instruction decoder segment

- i) Instruction Register (IR)
- ii) Instruction Decoder → fetching

IR → 8 bit special purpose register which is used to store the opcode, which is next to be going to fetch.

→ It is the only register which cannot be accessed by user.

→ There is no any instruction available for IR.

Instruction Decoder → used to decode the opcodes so that  $\mu p$  can perform the given operation.

Timing Segment  $\rightarrow X_1, X_2,$   
clock out

Power Supply  $\rightarrow +5V, GND$

Control Signals  $\rightarrow \overline{RD}, \overline{WR}, \overline{ALE}$

Status signal  $\rightarrow S_0, S_1, IO/\overline{M}$

DMA signal  $\rightarrow \overline{HOLD}, \overline{HLDA}$

Reset signal  $\rightarrow \overline{RESETIN}, \overline{RESETOUT}$

Timing Segment

$\rightarrow X_1, X_2,$   
clk out

Control segment

i) control signals  
 $\rightarrow \overline{RD}, \overline{WR}, \overline{ALE}$


ii) Status signal  
 $\rightarrow S_0, S_1, IO/\overline{M}$

iii) DMA signal  
 $\rightarrow \overline{HOLD}, \overline{HLDA}$

iv) RESET signal  
 $\rightarrow \overline{RESETIN}, \overline{RESETOUT}$

Timing Segment

This segment is basically used to provide clock signal to  $\mu p$  and peripheral devices.



T FF (Toggle)

I/p	O/p
0	$A_n$ (previous)
1	$\overline{A_n}$ (toggle)



→ Crystal frequency (f<sub>crystal</sub>) is divided in two equal frequencies by using T.F.F.

$$f_1 = f_2 = \frac{f_{\text{crystal}}}{2}$$

→ these frequencies are provided to  $\mu P$  & peripheral devices for maintaining the synchronization b/w them.

### Control segment

1) Control Signals  
 1) ALE 2) RD 3) WR 4) READY

• ALE (Address Latch Enable)

→ This signal is used to enable the address latch.

→ This signal is used for demultiplexing of multiplexing buses.

• Read Signal (RD)

RD  $\begin{cases} \uparrow \rightarrow \mu P \text{ will perform read operation} \\ \downarrow \rightarrow \mu P \text{ does not perform read operation} \end{cases}$

• Write Signal (WR)

$\begin{cases} \uparrow \rightarrow \text{will perform write operation} \\ \downarrow \rightarrow \text{does not perform write operation} \end{cases}$

• READY

→ used by slower peripheral devices  
 → this signal impose wait state to  $\mu P$

READY  $\begin{cases} \uparrow \rightarrow \mu P \text{ is in wait state} \\ \downarrow \rightarrow \text{slower peripheral devices are ready to transmit its data} \end{cases}$

2) Status Signal

1. IO/H, 2. S<sub>0</sub>, 3. S<sub>1</sub>

IO/H  $\begin{cases} \uparrow \rightarrow \mu P \text{ will operate with memory} \\ \downarrow \rightarrow \mu P \text{ will operate with I/O devices} \end{cases}$

S <sub>0</sub>	S <sub>1</sub>	Operation
0	1	Read
1	0	Write
1	1	Fetch

IO/M	S <sub>0</sub>	S <sub>1</sub>	RD	WR	Operation
0	0	1	0	1	Memory read
0	1	0	1	0	Memory write
0	1	1	0	1	Memory fetch
1	0	1	0	1	I/O read
1	1	0	1	0	I/O write
1	1	1	1	1	Interrupt Acknowledge

### 3) RESET Signals.

→ This signal is used to reset internal of the  $\mu p$  or peripheral device.


1) RESET IN → used for  $\mu p$  for resetting  $\mu p$ .  
 → it reset the content of accumulator, SP, PC, flag register, general purpose registers.

2) RESET OUT → used to reset the peripheral devices.


### 4) DMA signals

→ direct memory access

the device which has higher speed than  $\mu p$ , is called DMA devices.



HOLD → When DMA device want to communicate with  $\mu p$ , it sent hold signal to  $\mu p$ .



When  $\mu p$  receive HOLD signal, it performs following task.

- $\mu p$  suspend all its operations, and save the intermediate result in stack.
- $\mu p$  release in command from all bus systems.
- it sends HLDA signal to DMA device.




HOLD (hold acknowledgement)  
 → sent by  $\mu p$  to DMA device.

When DMA device received HOLD signal, it transmits its data directly in the memory. Hence this data transfer operation is also known as "Input to memory data transfer operation".


### Timing Diagram of 8085

1. opcode fetch (4T states)
2. Memory read (3T)
3. Memory write
4. I/O read
5. I/O write

### Opcode fetch



## Memory Read



## Memory Write





# Timing Diagram of Machine Cycle

A ← [2000h]

i) LDA 2000h

00	fetch
00	decode
20	execute

1. Opcode fetch (4T)

2. Memory read (3T)

3. Memory Read (3T)

4. Memory Read (3T)

ii) STA 2000h;

1. Opcode fetch

2. Mem read

3. Mem read

4. Mem write

iii) MVI B, 25h

1. o/p fetch (4T)

2. Mem Read ← 3(T)

iv) LHLD 5000h

i) o/p fetch

ii) Mem Read

iii) Mem Read

iv) Mem Read

v) Mem Read