



OPEN SUS*i*

オープン・ソース・EDA

FSIC 2025紹介

オープン・ソース・シリコン・タイムライン

2018 : DARPA (国防高等研究計画局) OpenIDEA プログラム

2019 : efabless/Google が SkyWater の PDK をオープン化

2020 : Google/efabless/SkyWater OpenMPW プログラムスタート

2022 : Global Foundries が OpenMPW プログラムに参加

2023 : 独) iHP (130nm/SiGe) が PDK のオープン化を宣言

2024 : Google OpenMPW プログラムを停止

2025 : efabless 会社清算

<https://www.darpa.mil/program/intelligent-design-of-electronic-assets>

https://www.darpa.mil/attachments/eri_design_proposers_day.pdf

<https://github.com/The-OpenROAD-Project>

<https://developers.google.com/silicon>

オープン・ソース・シリコン・イベントカレンダー

2012 : **ORCONF** (Open RISC-V conference) started

2015 : **FOSSi foundation** kicked off in ORCONF 2015 in Valencia, Spain

2019 : **FSiC 2019** kicked off on Sorbonne Université, Paris

2019 : Linux Foundation to host **Chips Alliance** in USA


2019 : **Latch-up**, annual North America event hosted by FOSSI foundation

2024 : AIST established a non-profit **OpenSUSI** in Japan

2025 : China revealed “一生一芯” program in FSiC 2025


Lower the Barrier of Entry into Open-Source EDA

- Docker-based **integrated solution** available at <https://github.com/iic-jku/IIC-OSIC-TOOLS>



How to Provide EDA Environments for Students?

- Tried different approaches (local installation on students' devices, providing virtual machines, etc.)
→ time-consuming
- **Current solution:**
 - Provide **VMs** on university servers, access via browser
 - Option: **local install** (VM using Docker) for advanced students (Win, Linux, macOS)
- **All students on exactly same setup**
- **IIC-OSIC-TOOLS** readily deployed in cloud/servers (using Docker and simple scripts)



```
./eda_server_start.sh -p 50010 -n 4 -m harald-demo -f harald_demo.json
```

IIC-OSIC-TOOLS Fact Sheet

- **Monthly releases** since May'2022 (latest is 2025.05)
 - No rolling releases (yet?) → too much tool interdependencies
- Runs on **Windows, Linux, macOS // x86_64/amd64 // aarch64/arm64**
 - RISC-V planned for the future
- **Virtual machine (VM)** based on **Docker**
 - Abstract and isolate user's OS and environment (otherwise too much variability)
- Usage models: **VNC, browser, X11/Wayland, shell/headless, Jupyter server**
- Support via GitHub issues, pull requests (→ community to help define features)
- DOI <https://doi.org/10.5281/zenodo.14387234>

End-to-end Open-Source IC Design is possible today!

Design: from PULP

github.com/pulp-platform



Tools: from Johannes Kepler University (JKU)

Reliable VM with large collection of open-source tools

github.com/iic-jku/IIC-OSIC-TOOLS



Manufacturing: IHP130nm

github.com/IHP-GmbH/IHP-Open-PDK



Design


JKU

Tools



Manufacturing

End-to-end Open-Source allows sharing of design data



github.com/iic-jku/IIC-OSIC-TOOLS

IIC-OSIC-TOOLS Public

forked from [efabless/foss-asic-tools](#)

main ▾ 12 Branches 35 Tags

This branch is 1393 commits ahead of, 10 commits behind efabless/foss-asic-tools:main .

hpretl Adding substrate node for resistors 561ce2e · 3 weeks ago 1,472 Commits

.github Add support for devcontainers 10 months ago

.vscode Add abc and OpenSTA, linting, spellcheck 5 months ago

_build Fix location of build result 2 months ago

_tests Adding substrate node for resistors 3 weeks ago

.gitignore .gitignore: simplified patterns last year

CITATION.cff Adding DOI to citation file 7 months ago

KNOWN_ISSUES.md Include a few cosmetic changes 3 months ago

LICENSE Rename institute name, rename iic-* scripts to sa... 2 months ago

README.md Change to new sak-pdk macro 2 months ago

RELEASE_NOTES.md Update RELEASE_NOTES.md 2 months ago

About

IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively supported.

circuits ic digital-design
microelectronics analog-design
mixed-signal-chips

Readme Apache-2.0 license Cite this repository ▾
Activity Custom properties
608 stars 14 watching
103 forks Report repository

Releases 4

Type ⌘ to search

3. Installed Tools

Below is a list of the current tools installed:

- [abc](#) sequential logic synthesis and formal verification
- [amaranth](#) a Python-based HDL tool chain
- [cace](#) a Python-based circuit automatic extraction tool
- [cocotb](#) simulation library for writing VHDL/Verilog testbenches
- [covered](#) Verilog code coverage
- [cvc](#) circuit validity checker (ERC)
- [edalize](#) Python abstraction library for EDA
- [fusesoc](#) package manager and build tool
- [gaw3-xschem](#) waveform plot tool for xschem
- [gds3d](#) a 3D viewer for GDS files
- [gdsfactory](#) Python library for GDS generation
- [gdspy](#) Python module for the creation and manipulation of geometric objects
- [gf180mcu](#) GlobalFoundries 180 nm Cell Library
- [ghdl-yosys-plugin](#) VHDL-plugin for yosys
- [ghdl](#) VHDL simulator
- [gtkwave](#) waveform plot tool for digital simulation
- [hdl21](#) analog hardware description library
- [ihp-sg13g2](#) IHP Microelectronics 130 nm Cell Library
- yet; xschem and ngspice simulation works
- [irsim](#) switch-level digital simulator
- [iverilog](#) Verilog simulator
- [klayout-pex](#) parasitic extraction for klayout
- [klayout](#) layout viewer and editor for GDSII

- [lctime](#) Characterization kit for CMOS characterization
- [libman](#) design library manager to manage multiple libraries
- [magic](#) layout editor with DRC and PEX
- [netgen](#) netlist comparison (LVS)
- [ngspice](#) SPICE analog and mixed-signal simulator
- [ngspice](#) Python bindings for ngspice
- [nvc](#) VHDL simulator and compiler
- [open_pdks](#) PDK setup scripts
- [openlane2](#) rewrite of OpenLane in Python
- [openram](#) OpenRAM Python library
- [openroad](#) RTL2GDS engine used by openlane
- [opensta](#) gate level static timing verifier
- [openvaf](#) Verilog-A compiler for device modeling
- [osic-multitool](#) collection of useful scripts for OSIC
- [padring](#) padring generation tool
- [pulp-tools](#) PULP platform tools consisting of various components
- [pygmid](#) Python version of the gm/ld static analysis tool
- [pyopus](#) simulation runner and optimization tool
- [pyrtl](#) collection of classes for pythonic hardware description
- [pyspice](#) interface ngspice and xyce from Python
- [pyuvm](#) Universal Verification Methodology (UVM) library using cocotb
- [pyverilog](#) Python toolkit for Verilog simulation
- [qflow](#) collection of useful conversion tools
- [qucs-s](#) simulation environment with RF
- [rgen](#) code generation tool for configuration and bootstrapping
- [risc-v_toolchain](#) GNU compiler toolchain for RISC-V
- [riscv-pk](#) RISC-V proxy kernel and bootloader
- [schemdraw](#) Python package for drawing electrical schematics
- [siliconcompiler](#) modular build system for hardware design
- [sky130](#) SkyWater Technologies 130 nm CMOS Cell Library
- [slang_yosys_plugin](#) Slang-based plugin for yosys
- [slang](#) SystemVerilog parsing and translation (e.g., for Yosys)
- [spicelib](#) library to interact with SPICE-like simulators
- [spycli](#) analyze/plot ngspice/xyce output data with command-line interface
- [surelog](#) SystemVerilog parser, elaborator, and Lint
- [surfer](#) waveform viewer with snappy usable interface
- [verilator](#) fast Verilog simulator
- [vlog2verilog](#) Verilog file conversion
- [vlsirtools](#) interchange formats for chip design.
- [volare](#) version manager (and builder) for open-source projects
- [xcircuit](#) schematic editor
- [xschem](#) schematic editor
- [xyce](#) fast parallel SPICE simulator (incl. xdm network models)
- [yosys](#) Verilog synthesis tool (with GHDL plugin)
- SystemVerilog synthesis), incl. eqy (equivalence checking) and mcy (mutation coverage)
- RF toolkit with [FastHenry2](#), [FasterCap](#), [openEMC](#)

FSiC 2025/Day 1st

The screenshot shows a web browser window with the title "FSiC2025 - F-Si wiki". The URL in the address bar is "wiki.f-si.org/index.php?title=FSiC2025". The page content is as follows:

July 2, Wednesday (day 1)

- 8:00, registration
- 8:30-9:00, early bird coffee and tea

Welcome

- 9:00, Gerhard Kahmen (Scientific director at IHP Microelectronics), *Welcome and introduction of IHP*

Digital design and logic-synthesis

- 9:10, Matthias Jung (University of Würzburg), *DRAM simulation with the simulator DRAMSys*
- 9:30, Edward Bingham (Broccolimicro), *The potential for asynchronous circuits to bridge the hardware / software divide*
- 9:50, Marcel Walter (TU Munich), *aigverse: Toward machine learning-driven logic synthesis*
- 10:10, Tjark Petersen (DTU), *Towards open-source functional verification methodologies*
- 10:30, Andreas Krall (TU Wien), *OpenVADL: An open source implementation of the Vienna Architecture Description Language*
- 10:50, Kari Hepola (Tampere University), *Kactus2*
- 11:10, Oscar Gustafsson (Linköping University), *B-ASIC: a framework for simulation and implementation of static DSP algorithms*
- 11:30, Joonas Multanen (Tampere University), *OpenASIP: Co-processor co-design using open source tooling*
- 11:50, Jasper Homann and Guillermo Payá Vayá (TU Braunschweig), *Comprehensive functional verification of a configurable N-pipeline-stages RISC-V-based softcore processor using the PATARA framework* (lightning talk)
- 12:00-13:30, lunch break

On-going FOS silicon projects

- 13:30, Leo Moser (formerly Efabless), *Greyhound: A RISC-V SoC with tightly coupled eFPGA on IHP SG13G2*
- 13:50, Simon Dorrer (Johannes Kepler University (JKU) Linz), *An open-source adaptive event-based ADC for bio-signal acquisition in 130nm CMOS*
- 14:10, Daniel Schultz (ElemRV), *ElemRV - Open source RISC-V microcontroller*
- 14:30, Zachary Kohnen and Alex Alvarado (Eindhoven University of Technology), *Manchester decoder of a home thermostat's wireless protocol in the Tiny Tapeout 07 shuttle* (lightning talk)
- 14:40, Ghaith Al Sabagh (Johannes Kepler University (JKU) Linz), *Open-source radar chip* (lightning talk)
- 14:50, Matthew Venn (YosysHQ), *Tiny Tapeout update - demographics, new foundries and going to space*

Foundries, PDKs and standard-cell libraries

- 15:10, Sergei Andreev (IHP Microelectronics), *IHP Open PDK: development status updates and looking ahead*
- 15:30-16:00, coffee break
- 16:00-18:30, sleeproom and labo tour (2 stations, 2 groups, max 20 people/group)

FSiC 2025/Day 2nd

The screenshot shows a web browser window titled "FSiC2025 - F-Si wiki". The URL is "wiki.f-si.org/index.php?title=FSiC2025". The page content is the agenda for July 3, Thursday (day 2).

July 3, Thursday (day 2)

- 8:30-9:00, early bird coffee and tea

Foundries, PDKs and standard-cell libraries (part II)

- 9:00, Jun-Ichi Okamura (AIST Solutions), *5W1H: Open-source PDK from the perspective of Japanese foundries aka -other side of the moon-*
- 9:20, Dietmar Warning (IHP Microelectronics), *Verilog-A models in IHP OpenPDK for a modern SiGe RF process*
- 9:40, Marcus Mellor (Infinitymdm), *CharLib: an open-source standard-cell library characterizer*
- 10:00, Shinichi Nishizawa (Hiroshima University), *libretto: An open-source library characterizer for open-source VLSI design*
- 10:20, Tim Edwards (formerly Efabless, Open Circuit Design), *Update on the Efabless "Frigate" next-generation harness chip, the "Panamax" padframe design, and results from the "Chipalooza"* (lightning talk)
- 10:40, Charlotte Nägle (Bielefeld University), *Open subthreshold standard-cell library for energy-efficient digital circuits* (lightning talk)

Analog flow, transistor modelling and circuit simulation

- 11:00, Arpad Buermen (University of Ljubljana), *Recent developments in the Verilog-A circuit analysis kernel*
- 11:20, Deni Alves (LCI/UFSC & TIMA/Grenoble INP/UGA), *ACM2 – A MOSFET model bridging design and simulation*
- 11:40, Volker Mühlhaus (Mühlhaus Consulting & Software GmbH), *User friendly workflow for RFIC EM simulation using openEMS*
- 12:00-13:30, lunch break
- 13:30, Martin Köhler (Johannes Kepler University (JKU) Linz), *KLayout-PEX – Parasitic Extraction Tool for KLayout*
- 13:50, Felix Salfelder (Gnucap MixedSignals), *Progress on Verilog-AMS support in Gnucap*
- 14:10, Leo Moser (formerly Efabless), *Update on CACE* (lightning talk)
- 14:20, Tobias Kaiser (TU Berlin), *ORDeC: A text-driven analog IC design platform*
- 14:40, Frans Skarman (Linköping University and Munich University of Applied Sciences), *Surfer - an extensible and snappy waveform viewer*
- 15:00, Holger Vogt (University Duisburg), *ngspice - status update, and degradation simulation*

Hardware security

- 15:20, Sebastian Haas (Barkhausen Institute), *A secure hardware to enable trustworthy computing*
- 15:40-16:10, coffee break
- 16:10, Christian Schulze (Agentur für Innovation in der Cybersicherheit GmbH (Cyberagentur)), *Ecosystem verifiably secure IT-provable cybersecurity*
- 16:30, Simon Klix (Max Planck Institute for Security and Privacy), *An introduction to hardware reverse engineering and HAL*

Economic sustainability and hardware licences


- 16:50, Melanie Rieback (RadicallyOpenSecurity), *Steward ownership and open silicon*
- 17:10, Joaquin Matres Abril, Troy Tamas, Sebastian Goeldi, Floris Laporte, Jan David Fischbach and Matthew McKee (GDSFactory), *An open core model for*

FSiC 2025/Day 3rd

The screenshot shows a web browser window with the title "FSiC2025 - F-Si wiki". The URL in the address bar is "wiki.f-si.org/index.php?title=FSiC2025". The page content is organized into sections:


- July 4, Friday (day 3)**
 - 8:30-9:00, early bird coffee and tea
- Policy, EU projects and funding opportunities**
 - 9:00, Krzysztof Herman (IHP Microelectronics), *One year of experience with IHP OpenMPW shuttles: a review*
 - 9:20, Tina Tauchnitz (VDI/VDE-IT), *Update on German Microelectronics Design Initiative*
 - 9:40, Norbert Herfurth (IHP Microelectronics), *Towards industrial-grade designs with open-source EDA: The DI-FLOWSPACE and DI-SIGN-HEP Approach*
 - 10:00, Gerhard Kahmen (Scientific director at IHP Microelectronics), *acatech IMPULS study: Open-source design tools for sovereign chip development (DI-QDISC)* (lightning talk)
- Back-end design tools**
 - 10:10, Tim Edwards (formerly Efabless, Open Circuit Design), *IHP Open PDK integration with Magic, Netgen, and LibreLane*
 - 10:30, Leo Moser, Mohamed Gaber (formerly Efabless), *LibreLane: Looking to the future*
 - 10:50, Philippe Sauter and Thomas Benz (ETH Zurich), *An open-source power simulation flow using OpenROAD*
 - 11:10, Joaquin Matres Abril, Troy Tamas, Sebastian Goeldi, Floris Laporte, Jan David Fischbach and Matthew McKee (GDSFactory), *GDSFactory+, the all-in-one solution for chip design*
 - 11:30, Philippe Sauter and Thomas Benz (ETH Zurich), *ArtistIC: An open-source toolchain for top-metal IC art and ultra-high-fidelity GDSII renders*
 - 11:50, Peter Thoma (Frankfurt University of Applied Sciences), *OpenTwin: An open-source framework for workflow orchestration with enhanced simulation and data management*
 - 12:10, Noam Cohen (KeplerTech.io), *Simplifying and accelerating EDA tools development with the NajaEDA Python library*
 - 12:30, Andrew Kahng (OpenROAD Initiative), *The OpenROAD project: status and paths forward*
 - 13:00-13:30, **lunch break** (lunch bags to go)
- Teaching and education**
 - 13:30, Zihao Yu and Xiaoke Su (Institute of Computing Technology, Chinese Academy of Sciences), *"One Student One Chip" initiative: Learn to build RISC-V chips from scratch with MOOC*
 - 13:50, Xueyan Zhao, Hao Wang and Yuchi Miao (Institute of Computing Technology, Chinese Academy of Sciences), *Making Open Silicon Design Everywhere: Using Cloud-based Open Agile EDA Platform*
- Standards**
 - 14:10, Dzmitry Pustakhod (Eindhoven University of Technology (TU/e)), R. Broeke, X. Leijtens, J. Matres Abril, P. Dumon, A. Schoenau, O. Abdeen, Y.D. Gupta, S. Latkowski, *Photonic PDKs using openEPDA open standards: From foundry data to EPDA tools*
 - 14:30, Norbert Herfurth, Arnd Weber, Steffen Reith (IHP Microelectronics), *The Transparent Reference Fab: A scalable, open blueprint for European*

Chipalooza projects test chip #2




“Frigate”: Open Source Mixed-Signal Harness

Analog block



“Frigate”: Open Source Mixed-Signal Harness

Frigate top level



OPEN SOURCE PARASITIC EXTRACTION FOR KLAYOUT

FSIC 2025 CONFERENCE

DI Martin Köhler, Senior Software Developer
Univ.-Prof. Dr. Harald Pretl, Head of Institute
Institute for Integrated Circuits
Johannes Kepler University Linz

Version 0.9, July 2025




GETTING STARTED

- Repository:
 - <https://github.com/martinjankoechler/klayout-pex/>
- PyPi:
 - pip3 install klayout-pex
 - kpex --help
- Documentation:
 - <https://martinjankoechler.github.io/klayout-pex-website/doc/doc.html>
- Optional:
 - FasterCap needs to be in \$PATH
 - magic needs to be in \$PATH
 - MeshLab to preview STL files



KLayout Integrated Parasitic Extraction ("KPEX")




NET FORMATION (1/2)

OVERVIEW

■ Custom LVS script

- layers are named
- pin layers
- separate cap layers
(allows blackboxing / whiteboxing)



■ LVS Report DB




- contains computed / derived LVS layers
- contains net / connectivity info

■ Net formation


- requires LVSDB and KPEX tech info
- obtain polygons on each net on each layer

NET FORMATION (2/2)

KLAYOUT NETLIST BROWSER



KLAYOUT DELAUNAY TRIANGULATION



The image shows the KLlayout interface with two main windows. The left window displays a layout diagram with red outlines and purple diagonal hatching on a grid background. A scale bar at the bottom left indicates 0.5 μm. The right window is a 'Marker Database Browser' showing a script and a marker list.

Marker Database Browser

sg13g2 general_connections cap_connections general_c

```
# Delaunay Demo DRC script
report("PEX DRC Experiments")
met2 = input(69, 20)
triangles = met2.data.delaunay
delaunay_layer = polygon_layer
triangles.each { |t| delaunay_layer.insert(t) }

delaunay_layer.output("Delaunay Triangulation")
```

Database: DRC[14] (PEX DRC Experiments)
... on layout: cap_vpp_04p4x04p6_l1m1m2_noshield.gds.gz

Directory

Cell / Category	Count (Not Vis)
By Cell	131 (131)
By Category	131 (131)
Delaunay Triangulation	131 (131)
All	131 (131)

Markers

F I W

Info


Delaunay Triangulation [cap_vpp_04p4]

Category Cell

Configure



ENGINE: KPEX/FASTERCAP (1/4)

OVERVIEW



ENGINE: KPEX/FASTERCAP (2/4)

3D MODEL



shown without most dielectrics

- build 3D Model
 - using Delaunay Triangulation (2D x/y)
 - using KPEX Tech Info (Process Stackup) for 3D z-Axis Info (Layer z-offset & thickness) and dielectric info
- create STL Files for 3D preview (e.g. using MeshLab)


ENGINE: KPEX/FASTERCAP (3/4)

FASTERCAP 3D INPUT GEOMETRIES

■ *.lst file

- Main input file
- Dielectric Instances
- Conductor Instances
- each refer to a *.geo file


Comment



■ *.geo files

- Defines Shapes (e.g. Triangles)
- Each shape has a reference point to define inside/outside

Title



ENGINE: KPEX/FASTERCAP (4/4)

MAXWELL CAPACITANCE MATRIX

Capacitance matrix is:

Dimension 3 x 3

```
g1_VSUBS 2.08888e-09 -1.46568e-10 -7.37007e-10
g2_C1 -1.64457e-10 1.47687e-08 -1.44368e-08
g3_C0 -7.68811e-10 -1.4528e-08 1.54806e-08
```

Weighted Frobenius norm of the difference between capacitance (auto option): **0.005031**

Solve statistics:

Number of input panels: **18819** of which **5856** conductors and **12963** dielectric

Number of input panels to solver engine: **18819**

Number of panels after refinement: **47371**

Number of potential estimates: **6249961**

Number of links: **19880193** (uncompressed **2244011641**, compression ratio is **99.1%**)

Max recursion level: **35**

Max Mesh relative refinement value: **0.00126534**

Time for reading input file: **0.014353s**

Time for building super hierarchy: **0.001892s**

Time for discretization: **0.562416s**

Time for building potential matrix: **0.673007s**

Time for precond calculation: **0.251937s**


Time for gmres solving: **20.033398s**

FasterCap Output (units are /10⁻⁶)



$$C = \begin{bmatrix} m_{11} - m_{12} - m_{13} & m_{12} & m_{13} \\ m_{21} & m_{22} - m_{21} - m_{23} & m_{23} \\ m_{31} & m_{32} & m_{33} - m_{31} - m_{32} \end{bmatrix}$$

VSUBS C0 C1 VSUBS
C0 C1




Result CSV

Device	Net1	Net2	Capacitance [F]	Capacitance [fF]
Cext_0_1	VSUBS	C1	1.555125e-16	0.16f
Cext_0_2	VSUBS	C0	7.52909e-16	0.75f
Cext_1_2	C1	C0	1.44824e-14	14.48f
Cext_1_1	C1	VSUBS	1.307875e-16	0.13f
Cext_2_2	C0	VSUBS	2.45291e-16	0.25f

ENGINE: KPEX/2.5D

OVERVIEW



ENGINE: KPEX/2.5D

PARASITIC CAPACITANCE TYPES IN MAGIC

■ Sidewall Capacitance

- On Same Layer

■ Overlap Capacitance





- On different layers

■ Fringe Capacitance ("Side Overlap")

- On different layers
- Both directions, different values

■ Substrate Capacitance

- Area
- Fringe ("Perimeter")





ENGINE: KPEX/2.5D

PARASITIC CAPACITANCE – SHIELDING

■ Overlap Shielding

- To Substrate
- Between Metal Layers





■ Lateral Shielding

- On Same Layer


■ Lateral Fringe Shielding

- On Same Layer
- Between Layers




■ Vertical Fringe Shielding

- To Substrate
- Between Layers



ENGINE: KPEX/2.5D


OVERLAY GRAPH



■ preserved node
■ internal node

ENGINE: KPEX/2.5D

SIMPLIFY



STATUS: DONE

- **Understand KLayout API**
- **Net Formation using KLayout API**
 - Customized PEX-LVS scripts
- **Technology File**
 - Format (Layers, LVS Layers, 3D Stack-up, Parasitic Tables)
 - Technology File for Sky130A
 - Technology File for IHP SG13G2
 - Validate Technology File feasibility using
KPEX/FasterCap (3D) and KPEX/2.5D (analytic, MAGIC style)
- **KPEX CLI Tool**
- **Post-Processing flow phase (independent of PEX engine)**
 - Trivial netlist reduction (parallel C, serial R)

STATUS: DONE

■ KPEX Engine FasterCap Integration

- 3D Geometry Generation using KLayout API
- Generate FasterCap Input Files (and STL meshes for preview)
- Interpret Maxwell Capacitance Matrix

■ KPEX Engine MAGIC Integration (*external binary*)

■ Feasibility Study: Netlist Post-Processing Reduction

- Review Time Constant Equilibration Reduction (TICER 4)

STATUS: DONE

■ KPEX/2.5D Engine based on MAGIC (CC) *(partially DONE, due to additional tasks)*

- Extract knowledge about MAGIC capacitance algorithms
- Understand MAGIC CC formulas (overlap, sidewall, fringe)
- Find and apply KLayout API means to help implement these formulas (geometric, LVS/DRC methods, ...)
- Implementation of overlap capacitance (including shielding)
- Find means to visualize/debug contributions using KLayout Marker Database
- Implementation of sidewall capacitance (including shielding)
- Implementation of fringe capacitance (and shielding)
- [Verification] Compare results with MAGIC
- Debugging
- [Verification] build suite of (unit) test layouts
- [Verification] regression test suite

STATUS: IN PROGRESS / NEXT STEPS

■ KPEX Engine based on MAGIC (RC)

- Extract knowledge about MAGIC resistance algorithms
- Understand MAGIC formulas (R)
- Find KLayout means to extract a node graph from the layout
- Implement RC Mode
- [Verification] Compare results with MAGIC
- [Verification] regression test suite



■ Blackboxing / Whiteboxing for Devices (e.g. MoM / MiM Caps with SPICE models)

■ Validation using larger layouts (*currently smaller layout examples*)

STATUS: FUTURE WORK

■ KPEX/2.5D Analytical Engine

- Hierarchical Optimization (*currently flattened to a single cell*)
- GUI or Run-sets not yet implemented (*currently classic CLI Tool with args*)
- C++ Port / Optimization (*currently Python prototype, using same C++ API*)


■ Process Corners (*could currently be mimicked by providing multiple tech files*)

■ Comparison MAGIC vs FastHenry/FasterCap vs KPEX/2.5D

■ KPEX Engine based on FastHenry

- 3D Geometry Generation using KLayout API
- Comparison with MAGIC and KPEX/2.5





New in Surfer 0.4.0

- **Translator plugins**
- **Signal grouping**
- **Waveform Control Protocol** improvements
- **130** new MRs!



Web Assembly!

- No installation
 - Inspect waves in continuous integration
- **Embeddable**

Embeddable as a teaching tool

Sonic | Examples Editor CPU Waveform About

PC	fetch	decode	execute	memory	writeback
0	add x0, x1, x2				
4	sub x0, x1, x2	add x0, x1, x2			
8	xor x0, x1, x2	sub x0, x1, x2	add x0, x1, x2		
C	or x0, x1, x2	xor x0, x1, x2	sub x0, x1, x2	add x0, x1, x2	
10	and x0, x1, x2	or x0, x1, x2	xor x0, x1, x2	sub x0, x1, x2	add x0, x1, x2
14	sll x0, x1, x2	and x0, x1, x2	or x0, x1, x2	xor x0, x1, x2	sub x0, x1, x2
18	srl x0, x1, x2	sll x0, x1, x2	and x0, x1, x2	or x0, x1, x2	xor x0, x1, x2
1C	sra x0, x1, x2	srl x0, x1, x2	sll x0, x1, x2	and x0, x1, x2	or x0, x1, x2
20	slt x0, x1, x2	sra x0, x1, x2	srl x0, x1, x2	sll x0, x1, x2	and x0, x1, x2
24	stiu x0, x1, x2	slt x0, x1, x2	sra x0, x1, x2	srl x0, x1, x2	sll x0, x1, x2
28	addi x1, x1, 5	stiu x0, x1, x2	slt x0, x1, x2	sra x0, x1, x2	srl x0, x1, x2
2C	xori x0, x1, 5	addi x1, x1, 5	stiu x0, x1, x2	slt x0, x1, x2	sra x0, x1, x2
30	ori x0, x1, 5	xori x0, x1, 5	addi x1, x1, 5	stiu x0, x1, x2	slt x0, x1, x2
34	andi x0, x1, 5	ori x0, x1, 5	xori x0, x1, 5	addi x1, x1, 5	stiu x0, x1, x2
38	sll x0, x1, 0x05	andi x0, x1, 5	ori x0, x1, 5	xori x0, x1, 5	addi x1, x1, 5

File View Settings Help

General

clk

reset

Control

Jump

branch

regwrite

alarm

memwrite

Decode

pc[31:0]

instr[31:0]

Register Control

x1 [4:0]

x0 [31:0]

x2 [4:0]

x3 [31:0]

x4 [4:0]

x5 [31:0]

Registers

x1 [31:0]

x2 [31:0]

x3 [31:0]

x4 [31:0]

x5 [31:0]

x6 [31:0]

x7 [31:0]

x8 [31:0]

x9 [31:0]


x10 [31:0]

https://sonic-nics.jhu.edu:8011/mhw-trace/pcap-43f6097a4cb1

Undo: Add variable x31 125000000 h

The screenshot shows the Sonic debugger interface. On the left is a table titled 'Steps' showing assembly instructions across six stages: PC, fetch, decode, execute, memory, and writeback. The PC column lists addresses from 0 to 38. The other columns show various instructions like add, sub, xor, or, and, sll, srl, sra, stiu, addi, xori, ori, and andi. The right side of the interface contains a waveform viewer with multiple channels for different registers (x0-x10) and control signals. The waveform shows digital logic levels over time, with a red vertical line at approximately 4.5 billion cycles. The top navigation bar includes links for 'Sonic', 'Examples', 'Editor', 'CPU', 'Waveform', and 'About'. The bottom status bar displays the URL 'https://sonic-nics.jhu.edu:8011/mhw-trace/pcap-43f6097a4cb1' and a timestamp '125000000 h'.

Embeddable as a VSCode plugin




Conclusions

Surfer is a **snappy** and **extensible** waveform viewer that **runs everywhere**

What do **you** want from a waveform viewer?

Try it on your phone!





Website: ysyx.org/en [Telegram](#)
Email: ysyx@bosc.ac.cn [Group](#)

“One Student One Chip” Initiative

Learn to Build RISC-V Chips from Scratch with MOOC

OSOC Team

2025.07



中国科学院大学
University of Chinese Academy of Sciences




中国科学院计算技术研究所
INSTITUTE OF COMPUTING TECHNOLOGY, CHINESE ACADEMY OF SCIENCES



北京开源芯片研究院
BEIJING INSTITUTE OF OPEN SOURCE CHIP


Explore Large-Scale (from 2021-)



	1st	2nd	3rd	4th	5th	6th	2024	2025
Acc. Enrolls	5	16	776	2529	4410	7788	10181	12491

OSOC Course Design

Based on open-sourced, practice-oriented, open learning



Education equality

Full-stack training

Enter community or company

Learning Materials are opened

The 6th "One Student One Chip" Program

- Time: Every Saturday 15:00~17:00 China Standard Time
 - Bilibil Live | recording

Learning Objectives

"One Student One Chip" will develop your general skills. At the end of the course, you will have a better understanding of the following questions:

1. how processors are designed?
 2. how programs run on computers?
 3. how to optimize the performance of a processor?
 4. how to use/design the right tools for efficient debugging?
 5. how to write your own test cases for unit testing?
 6. how does an RTL design generate a flowable layout?

We will guide you to design a RISC-V pipeline processor. Run an operating system on your processor. Run a real game on the OS. The processor that achieves the target will be connected to the SoC and will be given the opportunity to tapeout.



- **Course Website**
 - **Handouts(260,000 words)**
 - **Slides(>800 pages, 85,000 words)**
 - **Videos(> 40 hours)**

Linux system installation and basic usage

Install a Linux operating system

We're going to reuse the contents of the PA handout, and we're going to ask you to follow [PA0](#) to install Linux OS.

 Get "One Student One Chip" code framework


When you read the PA0 handout and proceed to the section on getting the PA framework code, you will be prompted with a box asking you to return to the content of the handout here.

First of all, please add a ssh key on github, please STFW on how to do that. Then get the framework code of "One Student One Chip" by the following command:

```
1 git clone -b master git@github.com:OSCPU/vsyx-workbench.git
```

Once you have it, you can go back to the appropriate place in the PA handout and continue reading. But you should also note that:

- Please use `ysyx-workbench` as the project directory in the PA handout, i.e. replace occurrence of `ics2022` in the PA handout with `ysyx-workbench`.
 - When change the student number and name in `ysyx-workbench/Makefile`, you can leave the student number unchanged until you have completed the preliminary.



Account in Bilibili.com

第五期一生一芯 | 周六 19:00~21:00 | Sa

解密黑科技 - 现代方法

使用工具查看宏展开结果

回顾：使用acc的-E参数可以输出预处理结果

- 但直接编译会报错: 找不到头文件

解决方案：在Makefile文件的编译规则中添加命令

Compilation patterns

```
@echo + CC $c  
@mkdir -p $dir $o
```

(S(CC) S(CFLAGS) -c -

同理的结果不好阅读

• 使用代码格式化工具

Q\$ (CC) \$ (CFLAGS) -E -MF /









Teaching with slides, codes and demos

OSOC Roadshow Event

- Our journey is ongoing, we warmly invite you to reach out and extend an invitation to OSOC to visit your location!




Chip & Board



Highlight

- Teach physical design with cloud platform ***ECOS Studio (Yosys + iEDA + ICS55)***
- Introduce an education-oriented chip ***retroSoC*** tape-out in **SMIC/SKY130**
- Share some of the latest information on ***iEDA*** toolchains



+



+



章节安排

整个讲义按照模块化、并遵循动手实践的原则，每章都有一个实验部分。这一部分将通过设计可复用的 SoC 和 CI 测试，后端设计的高级技术，并通过引入的流片 SoC 获得更多学习工具。

基础篇 - 基于晶体管的视图看后端

在初学芯片后端物理设计这一章节中大家已经了解到芯片在微观尺度上主要是由 CMOS 晶体管和互连线组成的。晶体管在微观尺度上的特性会在很大程度上决定芯片在宏观世界里的运行结果。这意味着只有当大家开始尝试在晶体管的视角去思考问题时，才能触类旁通，发现隐藏在现象背后的本质。而这对于大家掌握物理设计流程的有关概念以及采用的优化手段是一分重要的。举个例子，现在给出一个典型的 CMOS 反相器的逻辑表达、原理图以及电压传输特性 (VTC)：

理想 CMOS 反相器原理图和传输特性：

对于一个理想的 CMOS 反相器来说，其中 V_{in} 为信号输入， V_{out} 为信号输出， V_{th} 为阈值电压（假定 NMOS 和 PMOS 阈值大小一样），则其功能表达如下：

- 当 $V_{in} < V_{th}$ 时， V_{out} 保持逻辑高电平不变。
- 当 $V_{in} = V_{th}$ 时， V_{out} 从逻辑高电平变成逻辑低电平。
- 当 $V_{in} > V_{th}$ 时， V_{out} 保持逻辑低电平不变。

上图中反相器抽象模型（非门）和逻辑表达（原理图）是大家在学完数字电路基础后对“非门”的认识。“非门”是一种理想的逻辑表达，由这种理想模型构成的互联网络也是理想的，这是数字前馈设计在建模时首先采用的逻辑模型。但是位于真实芯片世界的 CMOS 反相器和互联模型要远比这个复杂：

- 受源半导体制造工艺精度，CMOS 反相器切换状态存在延时。
- 传输线和负载的电容和阻抗对 CMOS 反相器的带宽能力有直接影响。

IPs list and development status:

clusterIP	MILESTONE
system	Common Component, Interrupt Controller, Reset&Clock Unit
common	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
archinfo	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
clint	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
pic	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE no TPT no
rcu	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
interface	Low-speed Peripherals
gpio	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
wart	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT no
gpt2	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
timer	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
psram	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
wdg	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
rtc	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
dc	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT no
application	Specific Field IPs
ring	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done
system_ip_1xARCHINFO	SPC done RTT done SMT done UVV no FUC no COC no SOI done PFE done TPT done

This screenshot shows the iEDA toolchain interface, specifically the Layout view. It displays a detailed layout of a chip design with various layers (met1, met2, met3, via, pwell, nwell, mcon) and components. The right side of the interface includes a color legend for the layers and a list of instance names.






Legend (Color):

- met1 (Red)
- met2 (Teal)
- mcon (Yellow)
- via (Green)
- met2 (Dark Blue)
- met3 (Purple)
- met1 (Light Blue)
- pwell (Orange)
- nwell (Grey)

Instance list:

- Instance_npc/clint/_0689
- Instance_npc/clint/_0690
- Instance_npc/clint/_0691
- Instance_npc/clint/_0692
- Instance_npc/clint/_0693
- Instance_npc/clint/_0694
- Instance_npc/clint/_0695
- Instance_npc/clint/_0696
- Instance_npc/clint/_0697
- Instance_npc/clint/_0698

浙江创芯集成电路有限公司(55nm/300mm)



Only for ISHI会




End-to-end open-source IC design

Digital Circuits and Systems Group and the PULP team

Frank K. Gürkaynak kgf@iis.ee.ethz.ch

PULP Platform

Open Source Hardware, the way it should be!



pulp-platform.org


@[pulp_platform](https://twitter.com/pulp_platform)

company/pulp-platform

youtube.com/pulp_platform



PULP team at ETH Zürich: Open-source HW since 2013



- **Led by Luca Benini**
 - Professor at ETH Zürich and University of Bologna
- **Large team of around 100 people**



- **Parallel Ultra Low Power (PULP) platform**
 - <https://pulp-platform.org/>
 - https://x.com/pulp_platform



We have designed over 60 ASICs using open-source HW



All our designs are based on open-source HW published on our GitHub page

- All using a permissive open source license (SolderPad)



<https://github.com/pulp-platform>



See our chip gallery under: <http://asic.ethz.ch/>

End-to-end Open-Source IC Design is possible today!



Design: from PULP

github.com/pulp-platform



Tools: from Johannes Kepler University (JKU)


Reliable VM with large collection of open-source tools

github.com/iic-jku/IIC-OSIC-TOOLS




Manufacturing: IHP130nm

github.com/IHP-GmbH/IHP-Open-PDK



Basilisk: Open RTL, Open EDA, Open PDK



- Designed in **IHP 130nm OpenPDK** with Yosys, OpenROAD, KiCAD (board)
 - SV-to-Verilog chain @ <2min runtime
 - Yosys synthesis:
 - **1.1 MGE (1.6x) @ 77 MHz (2.3x)**
 - **1.4x less runtime, 2.4x less peak RAM**
 - OpenROAD P&R tuning:
 - **-12% die area, +10% core utilization**

