


Modos dos pinos da Entity e de Sinais Internos

Modos dos pinos da entidade







in:

Valor do sinal do pino é readonly

out:

Valor do sinal do pino é writeonly

buffer:

O sinal pode ser tambem lido da saída

inout:

Pino bidirecional



Exemplos de entidades

```
entity HALFADDER is
  port(
    A, B:          in std_logic;
    SUM, CARRY: out std_logic);
end HALFADDER;
-- VHDL'93: end entity HALFADDER
```


```
A — ? — SUM — CARRY
```

```
entity ADDER is

port(
A, B: in std_logic_vector(3 downto 0;
SUM: out std_logic_vector(3 downto 0);
CARRY: out std_logic );
end ADDER;
```



Tipos de dados de pinos e sinais e declaração de sinais



```
package STANDARD is
type BOOLEAN is (FALSE,TRUE);
type BIT is ('0','1');
type CHARACTER is (-- ascii set);
type INTEGER is range
-- implementation defined
type REAL is range
-- implementation defined
-- BIT_VECTOR, STRING, TIME
end STANDARD;
```



Tipo de dado: TIME

- Uso:
 - testbenches
 - Atraso de portas
- Unidades de tempo disponíveis:
 - fs,
 - ps,
 - ns,
 - us,
 - ms,
 - sec,
 - min,
 - hr

```
architecture EXAMPLE of TIME_TYPE is 5
 signal CLK : bit := `0';
 constant PERIOD : time := 50 ns;
begin
 process
 begin
  wait for 50 ns;
  wait for PERIOD;
  wait for 5 * PERIOD;
  wait for PERIOD * 5.5;
 end process;
 -- concurrent signal assignment
 CLK <= not CLK after 0.025 us;
 -- or with constant time
 -- CLK <= not CLK after PERIOD/2;
end EXAMPLE:
```



Tipo de dados: Bit

- O tipo de dado deve estar especificado no:
 - Port
 - Declaração dos sinais
- Os tipos devem ser compativeis no assinalamento.

```
entity FULLADDER is
   port(A, B, CARRY_IN: in bit;
        SUM, CARRY: out bit);
end FULLADDER;

architecture MIX of FULLADDER is

begin
   SUM <= A xor B xor CARRY_IN;
   CARRY <= (A and B) or (A and CARRY_IN)
or (B and CARRY_IN);

end MIX;
```



Problemas com o tipo: BIT

type BIT is ('0', '1')

- Valores `0` e `1`, apenas
 - Valor padrão `0`
- Para simulação e sintese é preciso outros valores como:
 - Não inicializado
 - Alta impedancia
 - Não definido
 - Não interessa (X)
 - Diferentes correntes



Tipo Binário com multiplos valores: STD_LOGIC

- IEEE-standard
- 9 valores padronizados pela IEEE
- standard IEEE 1164 (STD_LOGIC_1164)

IEEE Standard Logic Type

```
type STD_ULOGIC is (
   `U`, -- uninitialized
   `X`, -- strong 0 or 1 (= unknown)
   `0`, -- strong 0
   `1`, -- strong 1
   `Z`, -- high impedance
   `W`, -- weak 0 or 1 (= unknown)
   `L`, -- weak 0
   `H`, -- weak 1
   `-`, -- don`t care);
```





Sinais

- Comunicação entre módulos.
- Temporizados.
- Podem ser declarados em entity, architecture ou em package.
- Não podem ser declarados em processos, podendo serem utilizados no interior destes.
- sintaxe:signal identificador : tipo [restrição] [:=expressão];
- exemplo
 - signal cont : integer range 50 downto 1;
 - signal ground : bit := '0';
 - signal bus : bit_vector;

Exemplo de declaração de sinais

signal <nome> : tipo := inicialização;

```
Library ieee;
Use ieee std logic 1164.all;
entity FULLADDER is
 port(A, B, CARRY_IN: in std_logic;
     SUM, CARRY: out std_logic);
end FULLADDER:
architecture MIX of FULLADDER is
signal x : std_logic;
begin
 x \leq A xor B;
 SUM <= x xor CARRY IN;
 CARRY <= (A and B) or (A and CARRY IN)
or (B and CARRY_IN);
end MIX;
```



Tipo de dados: Std_logic


- O tipo de dado deve estar especificado no:
 - port
 - Declaração dos sinais
- Os tipos devem ser compativeis no assinalamento.


```
Library ieee;
Use ieee.std logic 1164.all;
entity FULLADDER is
 port(A, B, CARRY IN: in std logic;
     SUM, CARRY: out std_logic);
end FULLADDER;
architecture MIX of FULLADDER is
begin
 SUM <= A xor B xor CARRY IN;
 CARRY <= (A and B) or (A and CARRY IN)
or (B and CARRY_IN);
end MIX;
```



Definição de Array

- Coleção de sinais do mesmo tipo
- Array pre-definido
 - bit_vector (array of bit)
 - string (array of character)
- A definição do tamanho do array é dada na declaração do sinal ou do pino.






signal A_BUS, Z_BUS: std_logic_vector(3 downto 0);



Assignments with Array Types

```
architecture EXAMPLE of ARRAYS is
  signal Z_BUS : std_logic_vector (3 downto 0);
  signal C_BUS : std_logic_vector (0 to 3);
begin
  Z_BUS <= C_BUS;
end EXAMPLE;</pre>
```



Cuidado ao usar (X downto 0) ou (0 to X)



Tipo Integer, Signed e Unsigned

- Os numeros inteiros podem variar de $-2^{31} + 1$ to $+2^{31} 1$
- (-2147483647 to +2147483647).
- A representação padrão é em decimal.
- Para utilizar uma outra representação é preciso mostrar explicitamente:

binary 2#...#

Octal 8#...#

Hexadecimal 16#...#



Tipos de assinalamento para 'std_logic'


```
architecture EXAMPLE of ASSIGNMENT is
 signal Z_BUS: std_logic_vector (3 downto 0);
 signal BIG_BUS: std_logic_vector (15 downto 0);
                                                    Simples para um digito
begin
 -- legal assignments:
 Z_BUS(3) <= `1`;
 Z BUS <= "1100";
                                                  Aspas duplas para multiplos
 Z_BUS <= b`` 1100 ``;
                                                  digitos
 Z_BUS <= x`` c ``;
Z_BUS <= X`` C ``;
 BIG BUS <= B` '0000 _ 0001 0010 0011 ``;
end EXAMPLE;
```



```
architecture EXAMPLE_1 of CONCATENATION is signal BYTE : std_logic_vector (7 downto 0); signal A_BUS, B_BUS : std_logic_vector (3 downto 0); begin
```

BYTE <= A_BUS & B_BUS;


end EXAMPLE;



```
architecture EXAMPLE_2 of CONCATENATION is signal Z_BUS : std_logic_vector (3 downto 0); signal A_BIT, B_BIT, C_BIT, D_BIT : bit; begin
```

Z_BUS <= A_BIT & B_BIT & C_BIT & D_BIT;</pre>

end EXAMPLE;



Lado direito do assinalamento



Agregação

```
architecture EXAMPLE of AGGREGATES is
  signal BYTE: std_logic_vector (7 downto 0);
  signal Z_BUS: std_logic_vector (3 downto 0);
  signal A_BIT, B_BIT, C_BIT, D_BIT: std_logic;
begin
  Z_BUS <= (A_BIT, B_BIT, C_BIT, D_BIT);
  (A_BIT, B_BIT, C_BIT, D_BIT) <= std_logic'(``1011``);
  (A_BIT, B_BIT, C_BIT, D_BIT) <= BYTE(3 downto 0);

BYTE <= (7 => `1`, 5 downto 1 => `1`, 6 => B_BIT, others => `0`);
end EXAMPLE;
```



Utilizando Porções de Arrays

```
architecture FXAMPLE of SLICES is
 signal BYTE: std_logic_vector (7 downto 0);
 signal A_BUS, Z_BUS: std_logic_vector (3 downto 0);
 signal A BIT: bit;
begin
 BYTE (5 downto 2) <= A BUS;
 --BYTE (5 downto 0) <= A_BUS;
                                     -- wrong
 Z_BUS (1 downto 0) <= `0` & A_BIT;</pre>
 Z_BUS <= BYTE (6 downto 3);
 --Z_BUS (0 to 1) <= `0` & B_BIT; -- wrong
 A BIT \leq A BUS (0);
end EXAMPLE:
```



Tipos Enumerados

```
architecture EXAMPLE of ENUMERATION is
 type T STATE is (RESET, START, EXECUTE, FINISH);
 signal CURRENT_STATE, NEXT_STATE: T_STATE;
 signal TWO_BIT_VEC : std_logic_vector(1 downto 0);
begin
 -- valid signal assignments
 NEXT STATE <= CURRENT STATE;
 CURRENT STATE <= RESET;
 -- invalid signal assignments
 CURRENT STATE <= "00";
 CURRENT_STATE <= TWO_BIT_VEC;
end EXAMPLE:
```



Multidimensional Arrays

architecture EXAMPLE of ARRAY is

```
type INTEGER VECTOR is
      array (1 to 8) of integer;
  -- 1 --
   type MATRIX A is
      array(1 to 3) of INTEGER_VECTOR;
  -- 2 --
  type MATRIX B is
      array(1 to 4, 1 to 8) of integer;
  signal MATRIX 3x8 : MATRIX A;
  signal MATRIX 4x8: MATIRX B;
begin
   MATRIX 3x8(3)(5) \le 10; --array of array
   MATRIX 4x8(4, 5) <= 17; -- 2 dim array
end EXAMPLE;
```

- 2 possibilities
- array of array
- multidimensional array
- Different referencing
- Barely supported by synthesis tools

Aula

5

```
type INTEGER_VECTOR is
     array (1 to 8) of integer;
  type MATRIX A is
     array(1 to 3) of INTEGER_VECTOR;
  type MATRIX B is
     array(1 to 4, 1 to 8) of integer;
  signal MATRIX3x8: MATRIX A;
  signal MATRIX4x8: MATIRX B;
  signal VEC0, VEC1,
       VEC2, VEC3: INTEGER VECTOR;
begin
  MATRIX3x8 <= (VEC0, VEC1, VEC2);
  MATRIX4x8 <= (VEC0, VEC1, VEC2, VEC3);
  MATRIX3x8 <= (others => VEC3);
  MATRIX4x8 <= (others => VEC3):
  MATRIX3x8 \le (others => (others => 5));
  MATRIX4x8 \le (others => (others => 5));
end EXAMPLE;
```



Type Conversion

```
architecture EXAMPLE of CONVERSION is
   type MY_BYTE is array (7 downto 0) of std_logic;
  signal VECTOR: std_logic_vector(7 downto 0);
  signal SOME_BITS: bit_vector(7 downto 0);
  signal BYTE: MY BYTE;
begin
  SOME_BITS <= VECTOR;
                                         -- wrong
  SOME_BITS <= Convert_to_Bit( VECTOR ) ;</pre>
  BYTE <= VECTOR;
                                         -- wrong
  BYTE <= MY_BYTE( VECTOR );
end EXAMPLE;
```



Conversions

Operator	Argument (arg)	Result
conv_integer(arg)	std_logic	
	std_logic_vect	
	or	integer
	signed	
	unsigned	
conv_unsigned(arg, size: integer)	std_logic	
size: number of bits of the final result	signed	ungianad
	unsigned	unsigned
	integer	
conv_signed(arg, size: integer)	std_logic	
size: number of bits of the final result	signed	sion ad
	unsigned	signed
	integer	
conv_std_logic_vector(arg, size: integer)	std_logic	
size: number of bits of the final result	signed	std logie vester
	unsigned	std_logic_vector
	integer	



Subtypes

```
architecture EXAMPLE of SUBTYPES is
   type MY WORD is array (15 downto 0) of std logic;
   subtype SUB WORD is std logic vector (15 downto 0);
  subtype MS BYTE is integer range 15 downto 8;
  subtype LS_BYTE is integer range 7 downto 0;
  signal VECTOR: std_logic_vector(15 downto 0);
  signal SOME_BITS: bit_vector(15 downto 0);
  signal WORD 1: MY WORD:
  signal WORD 2: SUB WORD;
begin
  SOME BITS <= VECTOR;
                                       -- wrong
   SOME BITS <= Convert to Bit(VECTOR);
  WORD 1 <= VECTOR:
                                        -- wrong
   WORD 1 <= MY WORD(VECTOR);
   WORD 2 <= VECTOR;
                                         -- correct!
   WORD_2(LS_BYTE) <= "11110000";
end EXAMPLE:
```




Aliases

```
architecture EXAMPLE of ALIAS is
  signal DATA is bit_vector(9 downto 0);
  alias STARTBIT: bit is DATA(9);
  alias MESSAGE: bit_vector(6 downto 0) is DATA (8 downto 2);
  alias PARITY: bit is DATA(1);
  alias STOPBIT: bit is DATA(0);
  alias REVERSE: bit vector(1 to 10) is DATA;
  function calc_parity(data: bit_vector) return bit is
begin
  STARTBIT <= '0';
  MESSAGE <= "1100011";
  PARITY <= calc_parity(MESSAGE);
  REVERSE(10) <= '1';
end EXAMPLE;
```



Package

- Coleção de definições, tipos de dados e sub programas ou funções
- Referencia feita pelo grupo de projeto
- Vantagem:
 - Qualquer mudança é vista por todo o time rapidamente.
 - Mesmo tipo de dado e uso ("downto vs. to")
 - Funções para todosl





Declaração de sinais e constantes

architecture name_type of name_entity is

```
signal A, B, C : std_logic := '0';
signal D : std_logic_vector(3 downto 0) := "0000";
signal F: integer range 0 to 4;
constant G : integer := 9;

BEGIN
```



Operadores e Comandos



Expressões

- Expressões são fórmulas que realizam operações sobre objetos de mesmo tipo.
 - □ Operações lógicas: and, or, nand, nor, xor, not
 - □ Operações relacionais: =, /=, <, <=, >, >=
 - □ Operações aritméticas: (unária), abs
 - □ Operações aritméticas: +, -
 - □ Operações aritméticas: *, /
 - □ Operações aritméticas: mod, rem, **
 - □ Concatenação

Menor

PRIORIDADE

Maior

Questão: o que a seguinte linha de VHDL realiza:

$$X \leq A \leq B$$
?

Operadores Lógicos

Prioridade

- not (maior prioridade)
- and, or, nand, nor, xor, xnor (mesma prioridade)

Pre-definidos para


- bit, bit_vector
- boolean
- Para std_logic precisa usar a library ieee.std_logic_1164.all;


```
entity LOGIC OP is
 port (A, B, C, D: in bit;
       Z1: out bit;
      EQUAL: out boolean);
end LOGIC OP;
architecture EXAMPLE of LOGIC_OP is
begin
 Z1 \leq A and (B or (not C xor D)));
 EQUAL <= A xor B:
                             -- wrong
end EXAMPLE;
```



Operados Lógicos em Arrays


```
architecture EXAMPLE of LOGICAL_OP is
  signal A_BUS, B_BUS : std_logic_vector (3 downto 0);
  signal Z_BUS : std_logic_vector (4 to 7);
begin
  Z_BUS <= A_BUS and B_BUS;
end EXAMPLE;</pre>
```







Comandos concorrentes



Comandos concorrentes:

C <= A and B after 5 ns;

E <= C or D after 5 ns;

Se um atrado não é especificado, um "delta" atraso é assumido

 $C \leq A$ and B;

 $E \leq C \text{ or } D;$

A ordem do comando concorrente não é importante

 $E \leq C \text{ or } D;$

 $C \leq A$ and B;

Esse comando executa repedidamente

CLK <= not CLK after 10 ns;

Este comando causa um erro na simulação

CLK <= **not** CLK;




Aula 5

Operadores de Deslocamento: só funcionam com bit_vector

signal A_BUS, B_BUS, Z_BUS: bit_vector (3 downto 0);

Z_BUS <= A_BUS sll 2;
Z_BUS <= B_BUS sra 1;
Z_BUS <= A_BUS ror 3;

At the end, the first value of the type is used for filling up





Assinalamento condicional

Comandos concorrentes

```
TARGET <= VALUE_1 when CONDITION_1 else
VALUE_2 when CONDITION_2 else
...
VALUE_n;
```



Assinalamento seletivo

Comandos concorrentes

```
with EXPRESSION select
```

TARGET <= VALUE_1 when CHOICE_1,
VALUE_2 when CHOICE_2 | CHOICE_3,
VALUE_3 when CHOICE_4 to CHOICE_5,
VALUE_n when others;





Comandos concorrentes

- ATRIBUIÇÃO DE SINAIS alu_result <= op1 + op2;
- ATRIBUIÇÃO SELETIVA DE SINAIS


Tem semântica similar ao comando CASE em um processo


Operadores de relação


BEGIN

S_out <= "00" when A <=B else "11" when A="1100" else "01";


END;















Importante

 Comandos seletivos são puramente combinacionais e por isso, todas as possibilidades devem estar cobertas no comando.


with EXPRESSION select

```
TARGET <= VALUE_1 when CONDITION_1 else VALUE_2 when CONDITION_2 else VALUE_n;
```

```
TARGET <= VALUE_1 when CHOICE_1,
VALUE_2 when CHOICE_2 | CHOICE_3,
VALUE_3 when CHOICE_4 to CHOICE_5,
```

VALUE_n when others;

 Caso isso não aconteça, surgirão latches e flip-flops indesejados na sintese o que irá comprometer o desempenho do circuito.



Uso da biblioteca ieee.std_logic_arith.all;




Declaração e Instanciação de Componentes

Declaração de componente

```
entity FULLADDER is
 port (A,B, CARRY_IN: in std_logic;
     SUM, CARRY: out std_logic);
end FULLADDER;
architecture STRUCT of FULLADDER is
 signal W_SUM, W_CARRY1, W_CARRY2: std_logic;
  component HALFADDER
   port (A, B: in std_logic;
       SUM, CARRY: out std_logic);
  end component;
  component ORGATE
   port (A, B : in std_logic;
       RES: out std_logic);
  end component;
begin
```



Modelo Hierarquico



Full adder: 2 halfadders + 1 OR-gate



Instanciação de Componente

Assinalamento dos sinais (ports) pela ordem dos pinos na interface do componente

```
architecture STRUCT of FULLADDER is
 component HALFADDER
 port (A, B: in std logic;
      SUM, CARRY: out std logic);
 end component;
 component ORGATE
 port (A, B: in std logic;
      RES: out std_logic);
 end component;
signal W_SUM, W_CARRY1, W_CARRY2: std_logic;
begin
 MODULE1: HALFADDER
  port map(A, B, W SUM, W CARRY1);
  MODULE2: HALFADDER
  port map ( W_SUM, CARRY_IN,
          SUM, W CARRY2):
 MODULE3: ORGATE
  port map (W CARRY2, W CARRY1, CARRY);
end STRUCT;
```



Instanciação de Componente: associação de nomes dos ports

```
entity FULLADDER is
 port (A,B, CARRY IN: in std logic;
     SUM, CARRY: out std logic);
end FULLADDER:
architecture STRUCT of FULLADDER is
 component HALFADDER
  port (A, B: in std logic;
      SUM, CARRY: out std logic);
 end component:
 signal W SUM, W CARRY1, W CARRY2: std logic;
begin
  MODULE1: HALFADDER
          port map (A => A,
                  SUM => W_SUM,
                  B => B,
                 CARRY => W CARRY1);
end STRUCT;
```

Assinalamento explicito




7 e 8 Comandos Sequencias



6

- Execução de acordo com a ordem com que os comandos sequenciais aparecem.
- Permitido apenas dentro da estrutura process
- Usado para representar algoritmos.





- Contem comandos sequenciais
- Existe apenas dentro da arquitetura
- Todos os process rodam ao mesmo tempo de maneira concorrente.
- A execução dos process são controladas por:
 - Lista de sensibilidade (sinais de trigger para a execução do process), ou
 - Comandos de wait
- O label do process é opcional

```
entity AND OR XOR is
port (A,B:
                               bit:
     Z_OR, Z_AND, Z_XOR : out bit);
end AND OR XOR;
architecture RTL of AND OR XOR is
begin
 A_O_X: process (A, B)
  begin
   Z OR \leq A Or B;
   Z AND \leq A and B;
   Z XOR <= A xor B:
  end process A O X;
end RTL:
```



Process (3)

- Resides in the architecture's body
- A process is like a circuit part, which can be
 - a) active (known as activated)
 - b) inactive (known as *suspended*)
- It's statements will be executed sequentially top-down until the end of the process
 - Written order of statements matters, unlike in concurrent statements
- However, all signal assignments take place when process exits
 - Forgetting this is a Top-3 mistake for beginners

```
b \le 1; -- b was 5

c \le b; -- c gets the old value of b, i.e. 5
```

Last assignment to a signal will be kept

Process's Sensitivity List


- A process is activated when any of the signals in the sensitivity list changes its value
- Process must contain either sensitivity list or wait statement(s), but NOT both
 - Similar behavior, but sensitivity list is much more common
- General format:



Example Sensitivity List

Process with sensitivity list:

```
ex_p: PROCESS(a,b)
BEGIN
    c <= a AND b;
END PROCESS ex_p;</pre>
```



- Process is executed when value of a or b changes
 - Type of a and b can be arbitrary: scalar, array, enumeration, or record
 - ex p is a user defined label (recommended)

Example (2)

The same process with wait statement:


PROCESS Wait for change on a or b, as in prev slide BEGIN WAIT ON a,b;

END PROCESS;

Bad process with incomplete sensitivity list:

Trigger only when PROCESS (a) a changes

simulation: process with incomplete sensitivity list



BEGIN


$$c \le a AND b$$

 $c \le a AND b$;

 $c \le a AND b;$

Not evaluated when b changes (simulation does not match synthesis !!!). superbad.


Example: Last Assignment Is Kept



Only the last assignment, $C \le B$; ,is kept.

However, this is also useful. In a complex process, designer can assign a default value at first and then overrride it later in some branch.

Concurrent vs. Sequential VHDL



Modeling style	Concurrent	Sequential
Location	Inside architecture	Inside process or function
Example statements	process, component instance, concurrent signal assignment	if, for, switch-case, signal assignment, variable assignment



Arto Perttula 7.11.2016

Concurrent vs. Sequential VHDL: Example

```
ARCHITECTURE rtl OF rotate left IS
                       SIGNAL rot r : STD LOGIC VECTOR(7 DOWNTO 0);
                       BEGIN
                           shift : PROCESS (rst, clk)
                           BEGIN
                            IF (rst = '1') THEN
                                  rot r \leftarrow (others \Rightarrow '0'); -- reset the register
Concurrent
                            ELSIF (clk = '1' AND clk'EVENT) THEN
                  Sequential
                                  IF (load en in = '1') THEN
                                         rot r <= data in; -- store new value</pre>
                                  ELSE
                                         rot r (7 DOWNTO 1) <= rot r(6 DOWNTO 0);</pre>
                                         rot_r (0) <= rot_r (7);
                                  END IF:
                            END IF;
                           END PROCESS;
                          q out <= rot r; -- connect DFF's output to output port
                     END concurrent and sequential;
```



if CONDITION then

-- sequential statementsend if;

if CONDITION then

- -- sequential statements else
- -- sequential statementsend if;

if CONDITION then

- -- sequential statements elsif CONDITION then
 - -- sequential statements

. . .

else

-- sequential statements
end if;

A condição é uma expressão booleana Opcional:

- -elsif
- -else



6

```
entity IF STATEMENT is
                   port (A, B, C, X : in bit_vector (3 downto 0);
                                   : out bit_vector (3 downto 0);
               end IF STATEMENT;
                                               architecture EXAMPLE2 of IF STATEMENT is
architecture EXAMPLE1 of IF STATEMENT is
                                               begin
begin
                                                 process (A, B, C, X)
 process (A, B, C, X)
                                                 begin
 begin
   Z \leq A:
                                                   if (X = "1111") then
    if (X = "1111") then
                                                    Z <= B:
     Z <= B;
                                                   elsif (X > "1000") then
    elsif (X > "1000") then
                                                    Z \leq C:
     Z \leq C:
                                                   else
    end if;
                                                    Z \leq a:
 end process;
                                                   end if:
end EXAMPLE1;
                                                 end process;
```



end EXAMPLE2:



Exemplo de "if"

Qual a implementação em hardware da seguinte sequência de comandos ?

case FXPRFSSION is

when VALUE_1 =>

-- sequential statements

when VALUE 2 | VALUE 3 =>

-- sequential statements

when VALUE_4 to VALUE_N =>

-- sequential statements

when others =>

-- sequential statements

end case:

- Opções não podem ser coincidentes.
- Todas as opções devem ser cobertas:
 - valores simples
 - intervalo de valores
 - seleção de valores por ("|" que significa "or")
 - uso obrigatorio de "when others" para cobrir a(s) ultima(s) opções.



```
Aula
```

```
6
```

```
entity CASE STATEMENT is
 port (A, B, C, X : in integer range 0 to 15;
      Z : out integer range 0 to 15;
end CASE_STATEMENT;
architecture EXAMPLE of CASE_STATEMENT is
begin
 process (A, B, C, X)
 begin
   case X is
     when 0 =>
      Z \leq A
     when 7 | 9 =>
      Z \leq B;
     when 1 to 5 =>
      Z \leq C;
     when others =>
      Z \le 0:
   end case;
 end process;
end EXAMPLE;
```



```
Aula
entity RANGE_2 is
port (A, B, C, X : in bit_vector(3 downto 0);
                                                                  6
               : out bit_vector(3 downto 0);
end RANGE_2;
architecture EXAMPLE of RANGE_2 is
begin
 process (A, B, C, X)
 begin
   case X is
     when "0000" =>
       Z \leq A
     when "0111" | "1001" =>
       Z \leq B;
     when "0001" to "0101" =>
                                     -- wrong
       Z \leq C:
     when others =>
       Z \le 0;
                                     A sequencia de valores é
   end case;
                                     indefinida para arrays.
 end process;
end EXAMPLE;
```



```
entity CONDITIONAL ASSIGNMENT is
 port (A, B, C, X: in bit_vector (3 downto 0);
      Z CONC: out bit vector (3 downto 0);
      Z_SEQ : out bit_vector (3 downto 0));
end CONDITIONAL ASSIGNMENT;
architecture EXAMPLE of CONDITIONAL ASSIGNMENT is
begin
 -- Concurrent version of conditional signal assignment
 Z_CONC <= B when X = "1111" else
             C when X > "1000" else
             A:
 -- Equivalent sequential statements
 process (A, B, C, X)
 begin
   if (X = "1111") then
    Z SEQ \le B
    elsif (X > "1000") then
    Z SEQ <= C:
   else
    Z SEQ \leq A;
    end if;
 end process:
end EXAMPLE;
```



6



Loop - FOR

- útil para descrever comportamento / estruturas regulares
- o for declara um objeto, o qual é alterado somente durante o laço
- internamente o objeto é tratado como uma constante e não deve ser alterado.
 - for item in 1 to last_item loop table(item) := 0; end loop;

6

```
entity FOR LOOP is
 port (A: in integer range 0 to 3;
      Z : out bit_vector (3 downto 0));
end FOR LOOP;
architecture EXAMPLE of FOR_LOOP is
begin
 process (A)
 begin
   Z <= "0000":
   for I in 0 to 3 loop
     if (A = I) then
      Z(I) \le 1;
     end if;
    end loop;
 end process;
end EXAMPLE;
```

Se o LOOP é para ser sintetizado, o intervalo do loop não pode depender do valor de um sinal ou variavel, ou seja, deve ser totalmente estático o intervalo.



```
[LOOP_LABEL :]

for IDENTIFIER in DISCRETE_RANGE loop

-- sequential statements

end loop [LOOP_LABEL];
```

```
[LOOP_LABEL :]
while CONDITION loop
  -- sequential statements
end loop [LOOP_LABEL];
```



```
entity CONV_INT is

port (VECTOR: in bit_vector(7 downto 0);

RESULT: out integer);
end CONV_INT;

Aula

6
```

```
architecture A of CONV INT is
begin
 process(VECTOR)
   variable TMP: integer;
 begin
   TMP := 0;
   for I in 7 downto 0 loop
     if (VECTOR(I)='1') then
       TMP := TMP + 2**I;
     end if:
   end loop;
   RESULT <= TMP:
 end process;
end A;
```

```
architecture B of CONV INT is
begin
 process(VECTOR)
   variable TMP: integer;
 begin
   TMP := 0:
   for I in VECTOR'range loop
     if (VECTOR(I)='1') then
       TMP := TMP + 2**I
     end if;
   end loop;
   RESULT <= TMP:
 end process;
end B;
```

```
architecture C of CONV INT is
begin
 process(VECTOR)
   variable TMP: integer;
   variable I
               : integer;
 begin
   TMP := 0:
   I := VECTOR'high;
   while (I >= VECTOR'low) loop
     if (VECTOR(I)='1') then
      TMP := TMP + 2^{**}I
     end if;
     I := I - 1;
   end loop;
   RESULT <= TMP:
 end process;
end C;
```





NULL

- serve, por exemplo, para indicar "faça nada" em uma condição de case.
- case controller_command is when forward => engage_motor_forward; when reverse => engage_motor_reverse; when idle => null; end case;

O comando wait' para a execução do process

O process é continuado quando a instrução é completada.

- wait para um especifico tempo
- wait por um evento do sinal
- wait por uma condição verdadeira (necessita de um evento do sinal)
- indefinido (process não é mais ativado)



6

```
entity FF is

port (D, CLK : in bit;

Q : out bit);
end FF;
```

```
architecture BEH_1 of FF is begin process begin wait on CLK; if (CLK = '1') then Q <= D; end if; end process; end BEH_1;
```

```
architecture BEH_2 of FF is begin process begin wait until CLK=`1`;


Q <= D;

end process;
end BEH_2;
```



```
STIMULUS: process
begin
   SEL <= `0`;
   BUS_B <= "0000";
   BUS_A <= "1111";
   wait for 10 ns;
   SEL <= `1`;
   wait for 10 ns;
   SEL <= `0`;
   wait for 10 ns;
   wait;
end process STIMULUS;
```





```
READ_CPU: process
begin

wait until CPU_DATA_VALID = `1`;
CPU_DATA_READ <= `1`;
wait for 20 ns;
LOCAL_BUFFER <= CPU_DATA;
wait for 10 ns;
CPU_DATA_READ <= `0`;
end process READ_CPU;
```



Uso de Variaveis em VHDL



- Variaveis são usadas apenas em processes
 - São declaradas antes do begin do process
 - Conhecidas apenas localmente no process onde foram declaradas
- VHDL 93: variaveis globais
 - Não sintetizavel
- Assinalamento global
 - signal to variable
 - variable to signal
 - types have to match

```
architecture RTL of XY7 is
   signal A, B, C: integer range 0 to 7;
   signal Y, Z: integer range 0 to 15;
begin
   process (A, B, C)
     variable M, N: integer range 0 to 7;
   begin
     M := A:
     N := B:
     Z \leq M + N
     M := C:
     Y \leq M + N;
   end process;
end RTL:
               Synthesis: two 3-bit adders
```





Variáveis

- Utilizada em processos, sem temporização. Atribuição imediata.
- Sintaxe:

```
variable var_id : tipo [restrição][:=expressão];
```

Exemplos

```
variable indice : integer range 1 to 50 := 50;
variable ciclo : time range 10 ns to 50 ns := 10ns;
variable memória : bit_vector (0 to 7)
variable x, y : integer;
```

- Valores de sinais são assinalados depois da execução do process.
- Apenas o ultimo assinalamento é levado em consideração
- M <= A;é sobre escrito por M <= C;
- A segunda entrada do somador é conectado a C.

```
signal A, B, C, Y, Z: integer;

begin

process (A, B, C)

variable M, N: integer;

begin

M:= A;

N:= B;

Z <= M + N;

M:= C;


Y <= M + N;

end process;
```

```
signal A, B, C, Y, Z : integer;
signal M, N : integer;
begin
process (A, B, C, M, N)


begin
M <= A;
N <= B;
Z <= M + N;
M <= C;
Y <= M + N;
end process;
```

6





```
entity PARITY is
   port (DATA: in bit_vector (3 downto 0);
        ODD: out bit);
end PARITY;
architecture RTL of PARITY is
begin
  process (DATA)
    variable TMP : bit;
  begin
    TMP := `0`;
    for I in DATA`low to DATA`high loop
      TMP := TMP xor DATA(I);
    end loop;
    ODD <= TMP;
  end process;
end RTL;
```





Aula

6

Clock

```
-- 100 MHz
clock_100 <= not clock_100 after 5 ns;

-- 200 MHz
clock 200 <= not clock 200 after 2.5 ns;
```

Latch tipo D sensível a nível lógico 1

```
library ieee;
use ieee.std logic 1164.all;
entity latch d is
port (clk, D: in std logic;
      Q: out std logic);
end latch d;
architecture behavioral of latch d is
begin
  process(clk, D)
  begin
       if clk = '1' then
             O <= D;
       end if;
  end process;
end architecture behavioral;
```

Flipflop tipo D disparado por borda de subida

```
library ieee;
use ieee.std logic 1164.all;
entity ffd is
port (clk, D: in std logic;
      Q: out std logic);
end ffd;
architecture behavioral of ffd is
begin
  process (clk)
  begin
       if clk event AND clk = '1' then
              O <= D;
       end if;
  end process;
end architecture behavioral;
```

FF D disp. por borda de subida c/ RESET asínc.

```
library ieee;
use ieee.std logic 1164.all;
entity ffd is
port (clk,rst, D: in std logic;
      Q: out std logic);
end ffd;
architecture behavioral of ffd is
begin
  process (clk)
  begin
       if rst='1' then
              0 <= '0';
       elsif clk event AND clk = '1' then
              O \leq D:
       end if;
  end process;
end architecture behavioral;
```

REGISTRADOR (2/4)

Exemplo de registrador com largura de palavra parametrizável e com habilitação (sinal "ce", do inglês *chip enable*):

```
library ....
                                                                                        generic
                                                                                     define um
entity regnbit is
                                                                             parâmetro para o
      generic(N : integer := 16);←
                                                                                        módulo
      port(
               ck, rst, ce : in std logic;
               D: in STD LOGIC VECTOR (N-1 downto 0);
               Q: out STD LOGIC VECTOR (N-1 downto 0) );
end regnbit;
architecture regn of regnbit is
begin
 process(ck, rst)
 begin
    if rst = '1' then
               Q \le (others => '0');
    elsif ck'event and ck = '0' then
        if ce = '1' then
               Q \leq D:
                                             Uso:
        end if:
                                             rx: regnbit generic map(8)
    end if:
                                                 port map(ck => ck, rst => rst, ce => wen,
 end process;
                                                             D \Rightarrow RD, Q \Rightarrow req);
end regn;
```

REGISTRADOR (4/4)

Atribuição dentro/fora de process:

Qual a diferença de comportamento nas atribuições à X e a Y?

- Conclusão:
 - sinais atribuídos em processos sob controle de um *clock*, serão sintetizados como saídas de *flip-flops*
 - Sinais fora de processos ou em processos sem variável de sincronismo (*clock*) serão, em geral, sintetizados como lógica combinacional

Erros comuns ao se descrever um process!!

1. Duplo driver (fazer atribuições de um mesmo sinal em dois comandos *process* distintos)

Errado p1: process(clock, reset) begin if reset='1' then Certo $x \le 0$: p1: process(clock, reset) elsif clock'event and clock='1' then begin if hab='0' then if reset='1' then x <= '1': x <= '0': end if; elsif clock'event and clock='1' then end process: if hab='0' or ctr='1' then p2: process(clock) end if: begin end process: if clock'event and clock='1' then if ctr='1' then $x \le '1'$: end if: end process;

- 2. Lista de sensitividade incompleta
- 3. Escrever código VHDL que cause inferência de "latches" (ver lâmina 14)
- 4. Realizar lógica junto com o teste de borda do sinal de clock

```
Errado: elsif clock'event and clock='1' and ce='1' then... Certo: elsif clock'event and clock='1' then... if ce='1' then...
```

5. Não atentar para que sinais geram registradores (ver lâmina 18)

Importante: todo sinal controlado por um event implica criar um registrador

Problemas em Comandos Process

- O problema de inferência de "latches" em comandos process
 - Algumas descrições VHDL podem provocar a inferência de meios de armazenamento para garantir que um hardware se comporta da mesma forma que o modelo de simulação
 - Latches inferidos costumam causar problemas. EVITEM ELES!!

Exemplo

Esta descrição VHDL escreve em B somente quando A vale "1010", e deve (pela semântica do process) manter o valor de B sempre que A for diferente deste valor. Assim, a síntese de hardware infere um latch para armazenar o valor de B.

```
entity gera latch is
  Port (A: in STD LOGIC VECTOR (3 downto 0);
      B: out STD_LOGIC_VECTOR (3 downto 0));
end gera latch;
architecture Behavioral of gera latch is
signal int B: STD LOGIC VECTOR (3 downto 0):="0000";
begin
B <= int B:
gera latch: process (A)
  begin
          if (A="1010") then
            int B<= not A:
          end if:
  end process;
end Behavioral:
```