

Question-1:

Our input bit number is 8.

Now for the first bit addition we only need only one half-adder circuit. as there is no carry on the 1st bit addition.

2 bit addition gate calculations! (Half-Adder)

let, a_0, b_0 be our input bit.

Then, Let, S_1 be the sum bit and C_1 be the carry bit.

So,

$$S_1 = a_0 \oplus b_0 \quad \text{and}$$

$$C_1 = a_0 b_0.$$

$$\text{i.e. } S_1 = a_0 b_0' + a_0' b_0.$$

$$\text{and } C_1 = a_0 b_0$$

For S_1 we need $\left. \begin{array}{l} \# \text{ AND GATE} = 2 \\ \# \text{ OR } \quad \quad = 1 \\ \# \text{ NOT } \quad \quad = 2 \end{array} \right\}$

C_1 we need $\# \text{ AND GATE} = 1$

So, for a half adder we need

2 NOT GATE

3 AND GATE

1 OR GATE.

2 bit addition with carry bit gate Calculations:-

Therefore, subtraction of A and B is nothing but the addition with initial carry 1.

To perform subtraction for 8 bit number we need 8 full adder and for calculation \overline{B} we need 8 NOT GATE.

$$\begin{array}{lcl} \text{So, in total.} & \# \text{ AND GATE} & = 8 \times 11 = 88 \\ & \# \text{ OR } & = 8 \times 5 = 40 \\ & \# \text{ NOT } & = 8 \times 3 + 8 = 32 \end{array} \left. \vphantom{\begin{array}{l} \# \text{ AND GATE} \\ \# \text{ OR } \\ \# \text{ NOT } \end{array}} \right\} \underline{\underline{(\text{Ans})}}$$

- The above gate count is for sequential logic circuit.

Question-2:

We have 8 bit input.

In CLA there are two function generate (G_i) and propagate (P_i) function.
for the i -th bit.

$$G_i = A_i B_i$$



$$P_i = A_i \oplus B_i$$

$$\begin{aligned} \text{and } C_i &= A_i B_i + (A_i + B_i) C_{i-1} \\ &= G_i + P_i C_{i-1} \end{aligned}$$

Now for 8 bit input we divide the block of size 2.
A block of 2 bits.

So, there will be 4 blocks.

Now for one block.



This is for the sumbit calculation

Now

$$C_0 = g_0 + p_0 \cdot C_{in}$$

$$C_1 = g_1 + p_1 \cdot C_0$$

$$= g_1 + p_1 \cdot (g_0 + p_0 \cdot C_{in})$$

$$= (g_1 + p_1 \cdot g_0) + p_0 p_1 \cdot C_{in}$$

$$= G_{1:0} + P_{1:0} C_{in}$$

In the first block the,

$$C_1 = G_{1:0} + P_{1:0} C_{in}$$

where,


$$G_{1:0} = g_1 + P_1' g_0$$

$$P_{1:0} = P_1 P_0$$

where, $g_i = A_i B_i$, $P_i = A_i \oplus B_i$

If we know A_i, B_i then we can easily calculate $G_{1:0}$ and $P_{1:0}$ and from these two we can find C_{out}

So, for the first block the carry bit circuit is



So, for each block:

for sum bit calculation we need two full adder, ... it.

and one block carry finding circuit.

$$\begin{array}{lcl} \text{So,} & & \\ \text{Total \#} & \text{AND GATE} = 11 \times 2 + 3 = 25 & \\ & \text{OR GATE} = 5 \times 2 + 2 = 12 & \\ & \text{NOT GATE} = 3 \times 2 = 6 & \end{array} \left. \vphantom{\begin{array}{l} \text{AND GATE} \\ \text{OR GATE} \\ \text{NOT GATE} \end{array}} \right\}$$

So, total.

$$\begin{array}{lcl} \text{AND} & := & 25 \times 4 = 100 \\ \text{OR} & := & 12 \times 4 = 48 \\ \text{NOT} & := & 6 \times 4 = 24 \end{array} \left. \vphantom{\begin{array}{l} \text{AND} \\ \text{OR} \\ \text{NOT} \end{array}} \right\}$$

Comparison:

In the question one. we use only the sequential adder circuit. and it takes $O(n)$ time.

Here. it only need $O(\sqrt{n})$ times. as we calculate the sum bit and carry bit for each block parallel.

Though the 2nd case we need more gates in counts but it is faster enough.

Question 3: