MC14411

BIT RATE GENERATOR

The MC14411 bit rate generator is constructed with complementary MOS enhancement mode devices. It utilizes a frequency divider network to provide a wide range of output frequencies.


A crystal controlled oscillator is the clock source for the network. A two-bit address is provided to select one of four multiple output clock rates.

Applications include a selectable frequency source for equipment in the data communications market, such as teleprinters, printers, CRT terminals, and microprocessor systems.

- Single 5.0 Vdc (±5%) Power Supply
- Internal Oscillator Crystal Controlled for Stability (1.8432 MHz)
- Sixteen Different Output Clock Rates
- 50% Output Duty Cycle
- Programmable Time Bases for One of Four Multiple Output Rates
- Buffered Outputs Compatible with Low Power TTL
- Noise Immunity = 45% of VDD Typical
- Diode Protection on All Inputs
- External Clock May be Applied to Pin 21
- Internal Pullup Resistor on Reset Input

MAXIMUM RATINGS (Voltages referenced to VSS, Pin 12.)


Rating	Symbol	Value	Unit	
DC Supply Voltage Range	V _{DD}	5.25 to -0.5	V	
Input Voltage, All Inputs	V _{in}	V _{DD} + 0.5 to V _{SS} - 0.5	V	
DC Current Drain per Pin	l I	10	,mA	
Operating Temperature Range	TA	-40 to +85	°C	
Storage Temperature Range	T _{stg}	-65 to +150	°C	




CMOS LSI

(LOW-POWER COMPLEMENTARY MOS)

BIT RATE GENERATOR





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in})$ or $V_{out} > V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

Characteristic Sy	١,	V _{DD}	- 40	− 40°C		25°C		+ 85°C		Unit
	Symbol		Min	Max	Min	Тур	Max	Min	Max	Onit
Supply Voltage	VDD		4.75	5.25	4.75	5.0	5.25	4.75	5.25	V
Output Voltage "0" Level "1" Level	V _{out}	5.0 5.0	- 4.95	0.05 —	– 4.95	0 5.0	0.05 —	- 4.95	0.05	V V
Input Voltage (V _O = 4.5 or 0.5 V)	V _{IL}	5.0	-	1.5	-	2.25	1.5	-	1.5	V
$(V_0 = 0.5 \text{ or } 4.5 \text{ Vdc})$	VIH	5.0	3.5	_	3.5	2.75		3.5		V
Output Drive Current (VOH = 2.5 V) Source	ЮН	5.0	- 0.23	_	- 0.20	-1.7	-	- 0.16	- .	mA
$(V_{OL} = 0.4 \text{ V})$ Sink	loL	5.0	0.23	_	0.20	0.78	-	0.16		mA
Input Current Pins 21, 22, 23 Pin 10	l _{in}	5.0	 - -	±0.1	- - 1.5	± 0.00001	± 0.1 · - 7.5		± 1.0	μΑ μΑ
Input Capacitance (Vin=0)	Cin	_	-		-	5.0	-	_	-	pF
Quiescent Dissipation	PQ	5.0	-	2.5	_	0.015	2.5	-	15	mW
Power Dissipation**† (Dynamic plus Quiescent) (C _L = 15 pF)	PD	5.0			$P_D = (7.5 \text{ mW/MHz}) \text{ f} + P_Q$				mW	
Output Rise Time** $t_f = (3.0 \text{ ns/pF}) \text{ C}_L + 25 \text{ ns}$	^t TLH	5.0	-	- .	-	70	200	_	-	ns
Output Fall Time** tf= (1.5 ns/pF) CL + 47 ns	THL	5.0	_	-	_	70	200	_	-	ns
Input Clock Frequency	fCL	5.0	-	1.85	-	-	1.85	_	1.85	MHz
Clock Pulse Width	tW(C)	-	200	-	200	_	-	200		ns
Reset Pulse Width	tW(R)	-	500	_	500	-	_	500	_	ns

[†]For dissipation at different external capacitance (CL) refer to corresponding formula:

TABLE 1 - OUTPUT CLOCK RATES

Rate	.Data	
В	Α	Rate
0	0	X1
0	1	X8
1	0	X16
1	1	X64

Output Rates (Hz)						
X64	X16	X8	X1			
614.4 k	153.6 k	76.8 k	9600			
460.8 k	115.2 k	57.6 k	7200			
307.2 k	76.8 k	38.4 k	4800			
230.4 k	57.6 k	28.8 k	3600			
153.6 k	38.4 k	19.2 k	2400			
115.2 k	28.8 k	14.4 k	1800			
76.8 k	19.2 k	9600	1200			
38.4 k	9600	4800	600			
19.2 k	4800	2400	300			
12.8 k	, 3200	1600	200			
9600	2400	1200	150			
8613.2	2153.3	1076.6	134.5			
7035. 5	1758.8	879.4	109.9			
4800	1200	600	75			
921.6 k	921.6 k	921.6 k	921 6 k			
1.843 M	1.843 M	1,843 M	1 543 M			
	614.4 k 460.8 k 307.2 k 230.4 k 153.6 k 115.2 k 76.8 k 38.4 k 19.2 k 12.8 k 9600 8613.2 7035.5 4800 921.6 k	X64 X16 614.4 k 153.6 k 460.8 k 115.2 k 307.2 k 76.8 k 230.4 k 57.6 k 153.6 k 38.4 k 115.2 k 28.8 k 76.8 k 19.2 k 38.4 k 9600 19.2 k 4800 12.8 k 3200 9600 2400 8613.2 2153.3 7035.5 1758.8 4800 1200 921.6 k 921.6 k	X64 X16 X8 614.4 k 153.6 k 76.8 k 460.8 k 115.2 k 57.6 k 307.2 k 76.8 k 38.4 k 230.4 k 57.6 k 28.8 k 153.6 k 38.4 k 19.2 k 115.2 k 28.8 k 14.4 k 76.8 k 19.2 k 9600 38.4 k 9600 4800 19.2 k 4800 2400 12.8 k 3200 1600 9600 2400 1200 8613.2 2153.3 1076.6 7035.5 1758.8 879.4 4800 1200 600 921.6 k 921.6 k 921.6 k			

^{*}F16 is buffered oscillator output.



 $P_T(C_L = P_D + 2.6 \times 10^{-3}(C_L - 15 pF) V_{DD}^2f$

where: PT, PD in mW, CL in pF, VDD in Vdc, and f in MHz.

^{**}The formula given is for the typical characteristics only.

FIGURE 1 - DYNAMIC SIGNAL WAVEFORMS





FIGURE 2 — TYPICAL CRYSTAL OSCILLATOR CIRCUIT



Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc., or others.





MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.

35-4350-8