



ICpedia Internship

Internship Final Project

Islam Nasser

EXCUSE

I sincerely apologize for the delay in delivering the project. Unforeseen technical issues beyond my control caused the delay. I understand the importance of timeliness and I'm committed to ensuring this doesn't happen again in the future. Thank you for your understanding.

Introduction

We have the “wbqspiflash” design, and we want to perform RTL2GDSII flow (logic synthesis and proceed through physical synthesis steps).

Target: We want to have a minimum area with maximum performance **also we want to sell the chip, so we don't trap with high frequency and the chip don't operate.**

SYNTHESIS MODIFICATIONS:

1- Input and output delay: I made it 0.55 from clock cycle to the neighboring block (0.05 from clock to routing between ports and 0.5 to the adjacent block)

Note → (the IP will put in chip and should take in consideration the timing with adjacent blocks)




Figure 1: Time budgeting

Note → I left 0.05 to routing and the adjacent block will be left the same to have 0.1 from clock to routing and that enough as it is old technology (routing delay is small and not dominant)

The parameter control input and output delay is **IO_PCT** you can find in configurations/synthesis.tcl.

```
27 set ::env(SYNTH_ADDER_TYPE) "YOSYS"
28 set ::env(CLOCK_BUFFER_FANOUT) 16
29 set ::env(SYNTH_READ_BLACKBOX_LIB) 0
30 set ::env(SYNTH_TOP_LEVEL) 0
31 set ::env(SYNTH_FLAT_TOP) 0
32 set ::env(IO_PCT) 0.55
33 set ::env(SYNTH_EXTRA_MAPPING_FILE) ""
34
```

Figure 2: configurations/synthesis.tcl

```
9
10 set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
11 set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
12 puts "[INFO]: Setting output delay to: $output_delay_value"
13 puts "[INFO]: Setting input delay to: $input_delay_value"
14
```

Figure 3: scripts/basc.sdc

To ensure the outside world constrains parameters is settled correctly you can find in scripts/base.tcl:

- Driving cell → sky130_fd_sc_hd__inv_2 (we use cell with low driving strength to not be more optimistic)
- Load cap → 33.44 ff (also moderate out load cap to simulate the real case)

Project iterations

BEFORE STARTING: I had big problem with STA after synthesis it run in the typical corner only not all corners and that make me relaxed with timing in all phases and shocked me in signoff.

Solution:

- Start from flow.tcl (search for run_synthesis proc) I didn't find it.
- Grep it the found it in scripts/tcl_commands/synthesis.tcl
- With some tracing run_sta proc founded and has a switch of (-pre_sta)
- Grep for run_sta to find in scripts/tcl_commands/sta.tcl and has two flage (-pre_sta , -multi_corner)
- I back to run_sta proc and change the switch to -multi_corner and it works Alhamdulillah.

```
sta.tcl - /home/opentools/OpenLane/scripts/tcl_commands/
File Edit Search Preferences Shell Macro Windows
11 # WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
12 # See the License for the specific language governing permissions
13 # limitations under the License.
14
15 proc run_sta {args} {
16     set options {
17         {-log required}
18         {-lef optional}
19         {-process_corner optional}
20     }
21     set flags {
22         -multi_corner
23         -pre_cts
24     }
25     parse_key_args "run_sta" args arg_values $options flags_map $!
26     set multi_corner [info exists flags_map(-multi_corner)]
27     set pre_cts [info exists flags_map(-pre_cts)]
28 }
```

Figure 4: Here we know there is two switches to proc run_sta.

```
synthesis.tcl - /home/opentools/OpenLane/scripts/tcl_commands/
File Edit Search Preferences Shell Macro Windows
112 proc run_synthesis {args} {
113     increment_index
114     TIMER::timer_start
115     puts_info "Running Synthesis..."
116     set ::env(CURRENT_SDC) $::env(BASE_SDC_FILE)
117     # in-place insertion
118     if { [file exists $::env(synthesis_results)/$::env(DESIGN_NAME).v] } {
119         puts_warn "A netlist at $::env(synthesis_results)/$::env(DESIGN_NAME).v
120         set_netlist $::env(synthesis_results)/$::env(DESIGN_NAME).v
121     } else {
122         run_yosys
123     }
124     TIMER::timer_stop
125     exec echo "[TIMER::get_runtime]" | python3 $::env(SCRIPTS_DIR)/write_r
126
127     run_sta -multi_corner -log $::env(synthesis_logs)/sta.log
128     set ::env(LAST_TIMING_REPORT_TAG) [index_file $::env(synthesis_reports)
129
130     if { $::env(RUN_SIMPLE_CTS) && $::env(CLOCK_TREE_SYNTH) } {
131         if { ! [info exists ::env(CLOCK_NET)] } {
132             set ::env(CLOCK_NET) $::env(CLOCK_PORT)
133         }
134     }
```

Figure 5: Here we find the proc run_sta and edit the switch of -multi_corner

```
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[STEP 1]
[INFO]: Running Synthesis...
[STEP 2]
[INFO]: Running Multi-Corner Static Timing Analysis...
[INFO]: Saving current set of views in 'designs/wbqspiflash/runs/iter1_5ns/resul
ts/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
```

Figure 6: Now we can run multi corner analysis.

Conclusion → We can run multi corner static timing analysis after synthesis.

Iteration 1

Starting from:

- Clock period = 5ns
- Clock transition = 0.1ns
- Max fanout = 4 cells

and run synthesis.

- We reached to -5.08 slack and transition violation because the big fanout in the clock net in addition to the cap violation.

- Area → 24064 um2

Startpoint: _5114_ (rising edge-triggered flip-flop clocked by i_clk)
 Endpoint: o_gspi_sck (output port clocked by i_clk)
 Path Group: i_clk
 Path Type: max
 Corner: ss

Fanout	Cap	Slew	Delay	Time	Description
			0.00	0.00	clock i_clk (rise edge)
			0.00	0.00	clock source latency
			2.69	2.69	i_clk (in)
280	0.51	3.63	0.00	2.69	i_clk (net)
		0.06	1.64	4.33	_5114_/CLK (sky130_fd_sc_hd_dfxt2)
2	0.00	0.06	0.00	4.33	_5114_/Q (sky130_fd_sc_hd_dfxt2)
		0.23	0.27	4.60	l1driver.o_sck (net)
4	0.01	0.23	0.00	4.61	2457/A (sky130_fd_sc_hd_buf_1)
		0.16	0.29	4.90	2457/X (sky130_fd_sc_hd_buf_1)
4	0.01	0.23	0.00	4.90	2096 (net)
		0.23	0.31	5.21	2458/A (sky130_fd_sc_hd_buf_1)
4	0.01	0.23	0.00	5.22	2458/X (sky130_fd_sc_hd_buf_1)
		0.25	0.36	5.57	2098 (net)
4	0.01	0.25	0.00	5.58	2459/A (sky130_fd_sc_hd_buf_1)
		0.21	0.34	5.91	2459/X (sky130_fd_sc_hd_buf_1)
4	0.01	0.21	0.00	5.92	2099 (net)
		0.19	0.31	6.22	2460/A (sky130_fd_sc_hd_buf_1)
4	0.01	0.19	0.00	6.23	2460/X (sky130_fd_sc_hd_buf_1)
		0.07	0.33	6.55	2100 (net)
1	0.00	0.07	0.00	6.56	2491/A0 (sky130_fd_sc_hd_mux2_2)
		0.67	0.57	7.13	2491/X (sky130_fd_sc_hd_mux2_2)
					2129 (net)
					2492/A (sky130_fd_sc_hd_buf_1)
					2492/X (sky130_fd_sc_hd_buf_1)
					o_gspi_sck (net)
					o_gspi_sck (out)
					data arrival time
				5.00	clock i_clk (rise edge)
				0.00	clock network delay (propagated)
				-0.20	clock uncertainty
				0.00	clock reconvergence pessimism
				-2.75	output external delay
				2.05	data required time
				2.05	data required time
				-7.13	data arrival time
				-5.08	slack (VIOLATED)

Figure 7: negative slack 5.08ns

```
594 -
595 max fanout
596
597 Pin
598 ----- Limit Fanout Slack
599 i_clk 4 280 -276 (VIOLATED)
600
601 max capacitance
602
```

Figure 8: we have max fanout make big transition and big delay.

The solution is to use `set_dont_touch` command to ignore i_clk net but the version of tool we use isn't updated enough the new versions accept this command.

```
[STEP 2]
[INFO]: Running Multi-Corner Static Timing Analysis...
[ERROR]: during executing openroad script /home/opentools/OpenLane/scripts/...
[ERROR]: Exit code: 1
[ERROR]: full log: designs/wbqspiflash/runs/iter1_5ns_try/logs/synthes...
[ERROR]: Last 10 lines:
[INFO ODB-0226] Finished LEF file: /home/opentools/OpenLane/designs/w...
/runs/iter1_5ns_try/tmp/merged.nom.lef
if [[info exists ::env(CLOCK_PORT)] && $::env(CLOCK_PORT) != ""] {
  create_clock [get_ports $::env(CLOCK_PORT)] -name $::env(CLOCK_PORT)
  set ::env(CLOCK_PORT) __VIRTUAL_CLK__
} else {
  create_clock -name __VIRTUAL_CLK__ -period $::env(CLOCK_PERIOD)
  set ::env(CLOCK_PORT) __VIRTUAL_CLK__
}
set_dont_touch i_clk
Error: base.sdc, 7 invalid command name "set_dont_touch"
child process exited abnormally
```

```
4 create_clock -name __VIRTUAL_CLK__ -period $::env(CLOCK_PERIOD)
5 set ::env(CLOCK_PORT) __VIRTUAL_CLK__
6 }
7 set_dont_touch i_clk
8
9 #DONT_BUFFER_PORTS $::env(CLOCK_PORT)
10
11 set input_delay_value [expr $::env(CLOCK_PERIOD) * $input_delay]
12 set output_delay_value [expr $::env(CLOCK_PERIOD) * $output_delay]
13 puts "[INFO]: Setting output delay to: $output_delay_value"
```

Figure 9: Tool don't accept this command.

In my opinion to proceed to CTS where well-structured clock network will be used, and this transition will disappear.

Iteration 2

We run to CTS this time with the same constraints:

- Clock period = 5ns
- Clock transition = 0.1ns
- Max fanout = 4 cells

- The clock tree has been structured and we get -0.99 slack instead of -5.08 and less fanout violations.

- Area → 27820 um²

13-cts_rsz_sta.slew.rpt - /home/opentools/OpenLane/designs/wbqspiflash/runs/iter2_5ns/rep...

File	Edit	Search	Preferences	Shell	Macro	Windows
1 I						
2 =====						
3 report_check_types -max_slew -max_cap -max_fanout -violators						
4 =====						
5 max fanout						
6						
7	Pin		Limit	Fanout	Slack	
8 -----						
9	clkbuf_5_10_0_i_clk/X		4	17	-13	(VIOLATED)
10	clkbuf_0_i_clk/X		4	16	-12	(VIOLATED)
11	clkbuf_5_11_0_i_clk/X		4	13	-9	(VIOLATED)
12	clkbuf_5_6_0_i_clk/X		4	13	-9	(VIOLATED)
13	clkbuf_5_15_0_i_clk/X		4	12	-8	(VIOLATED)
14	clkbuf_5_31_0_i_clk/X		4	12	-8	(VIOLATED)
15	clkbuf_5_8_0_i_clk/X		4	12	-8	(VIOLATED)
16	clkbuf_5_9_0_i_clk/X		4	12	-8	(VIOLATED)
17	clkbuf_5_16_0_i_clk/X		4	10	-6	(VIOLATED)
18	clkbuf_5_28_0_i_clk/X		4	10	-6	(VIOLATED)
19	clkbuf_5_29_0_i_clk/X		4	10	-6	(VIOLATED)

Figure 10: CTN was structured and we get less violations.

But this slack is misleading as CTS run in TT corner only, I try to make it as synthesis, but it doesn't work.




Figure 11: Screenshot from GUI to ensure CTS performed.

The solution is to run the flow to signoff and make analysis in its STA engine with multi corners and then can judge in timing correctly.

Iteration3

We run to signoff this time with the same constrains:

- Clock period = 5ns
- Clock transition = 0.1ns
- Max fanout = 4 cells

- We have slack of -4.12ns in SS corner also logical DRC violations (transition, capacitance and fanout).

- Area → 58220 um2

- DRCs → zero

29-rcx_mca_sta.slew.rpt - /home/opentools/OpenLane/designs/wbqspiflash/runs/iter3_5ns/re...

File	Edit	Search	Preferences	Shell	Macro	Windows
6 ===== Slowest Corner =====						
7						
8 max slew						
9						
10 Pin				Limit	Slew	Slack
11						
12 clkbuf_4_8_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
13 clkbuf_4_9_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
14 clkbuf_4_10_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
15 clkbuf_4_0_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
16 clkbuf_4_1_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
17 clkbuf_4_2_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
18 clkbuf_4_11_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
19 clkbuf_4_12_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
20 clkbuf_4_13_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
21 clkbuf_4_7_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
22 clkbuf_4_15_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
23 clkbuf_4_3_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
24 clkbuf_4_5_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
25 clkbuf_4_4_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
26 clkbuf_4_14_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
27 clkbuf_4_6_0_i_clk/A				1.50	1.63	-0.13 (VIOLATED)
28 clkbuf_0_i_clk/X				1.51	1.63	-0.12 (VIOLATED)
29						

Figure 12: DRC violations

So, in this iteration we discover that we have problem with setup violation and that may fix by increase the period, second problem with the logical DRCs (transition, fanout, cap)

- To solve logical DRCs problem in my opinion to give it more slack in timing to insert more buffers and make more branches of fanouts to decrease the capacitance on the drivers and enhance the output transition of them, so I will increase clock period to 20ns and see what happen.

Iteration 4

We run to signoff with this constrains:

- Clock period = **20ns**
- Clock transition = 0.1ns
- Max fanout = 4 cells

- Positive slack 1.96ns

- Area 57998 um2

The logical DRCs remain the same and increased and this is unexpected I expect with more positive slack will fix logical DRCs.

29-rcx_mca_sta.slew.rpt - /home/opentools/OpenLane/designs/wbqspiflash/runs/itertry_5ns/r...

File	Edit	Search	Preferences	Shell	Macro	Windows
29-rcx_mca_sta.slew.rpt	29-rcx_mca_sta.worst_sl	29-rcx_mca_sta.rpt				

```

6 ----- Slowest Corner -----
7
8 max slew
9
10 Pin                                     Limit      Slew      Slack
11 -----
12 clkbuf_4_14_0_i_clk/A ←              1.50      1.72     -0.22 (VIOLATED)
13 clkbuf_4_11_0_i_clk/A                1.50      1.72     -0.22 (VIOLATED)
14 clkbuf_4_10_0_i_clk/A                1.50      1.72     -0.22 (VIOLATED)
15 clkbuf_4_15_0_i_clk/A                1.50      1.72     -0.22 (VIOLATED)
16 clkbuf_4_8_0_i_clk/A                 1.50      1.72     -0.22 (VIOLATED)
17 clkbuf_4_0_0_i_clk/A                 1.50      1.72     -0.22 (VIOLATED)
18 clkbuf_4_1_0_i_clk/A                 1.50      1.72     -0.22 (VIOLATED)
19 clkbuf_4_13_0_i_clk/A                1.50      1.72     -0.22 (VIOLATED)
20 clkbuf_4_2_0_i_clk/A                 1.50      1.72     -0.22 (VIOLATED)
21 clkbuf_4_3_0_i_clk/A                 1.50      1.72     -0.22 (VIOLATED)
22 clkbuf_4_4_0_i_clk/A                 1.50      1.72     -0.22 (VIOLATED)
23 clkbuf_4_12_0_i_clk/A                1.50      1.72     -0.22 (VIOLATED)
24 clkbuf_4_9_0_i_clk/A                 1.50      1.72     -0.22 (VIOLATED)
25 clkbuf_4_5_0_i_clk/A                 1.50      1.72     -0.22 (VIOLATED)
26 clkbuf_4_6_0_i_clk/A                 1.50      1.72     -0.22 (VIOLATED)
27 clkbuf_4_7_0_i_clk/A                 1.50      1.72     -0.22 (VIOLATED)
28 clkbuf_0_i_clk/X                     1.51      1.72     -0.20 (VIOLATED)
29
30 max fanout
31
32 Pin                                     Limit Fanout  Slack
33 -----
34 input28/X ←                          4        26     -22 (VIOLATED)
35 input33/X                            4        25     -21 (VIOLATED)
36 input56/X                            4        25     -21 (VIOLATED)
37 clkbuf_5_0_0_i_clk/X                 4        21     -17 (VIOLATED)
38 clkbuf_0_i_clk/X                     4        16     -12 (VIOLATED)
39 clkbuf_5_1_0_i_clk/X                 4        15     -11 (VIOLATED)
40 clkbuf_5_21_0_i_clk/X                4        13      -9 (VIOLATED)
41 clkbuf_5_3_0_i_clk/X                4        13      -9 (VIOLATED)
42

```

Figure 13: Logical DRCs still exist.

To ensure I investigated the max slew net and the max fanout net.




Figure 14 : The max fanout net derived by x2 buffer.

The max fanout net: drive 26 cell and derived by x2 buffer.




Figure 15: The big net is derived by x1 buffer.

The biggest transition net is divided by x1 buffer.

Now I am confused between I haven't good understand about fixing the violation or the tool engines are weak and didn't respond.

As I know in tool should do High fanout synthesis in placement stage and add buffers to decrease the fanout then the capacitance decreases then the transition decrease also place cells with same timing path near to each other, but let's proceed and know how we will fix the violations.

Iteration5

We run to signoff with these modifications:

- Clock period = **8ns**
- Clock transition = **0.1ns**
- Max fanout = **16 cells**
- Negative slack **-1.53ns**
- Area **51866 um2** (the synthesis cell area is smaller as with high fanout the tool doesn't use more buffers it doesn't optimize the HFN)

Logical DRCs almost disappear I don't want to say fixed.

9-rcx_mca_sta.rpt - /home/opentools/OpenLane/designs/wbqspiflash/runs/iter5_8ns/reports...

Slowest Corner					
Fanout	Cap	Slew	Delay	Time	Description
			0.00	0.00	clock i_clk (rise edge)
			0.00	0.00	clock source latency
			0.08	0.08	i_clk (in)
					i_clk (net)
2	0.01	0.11	0.00	0.08	clkbuf_0_i_clk/A (sky130_fd_sc_hd__clkb
		1.58	1.30	1.38	clkbuf_0_i_clk/X (sky130_fd_sc_hd__clkb
16	0.09				clknet_0_i_clk (net)
		1.58	0.01	1.39	clkbuf_4_8_0_i_clk/A (sky130_fd_sc_hd__
		0.15	0.57	1.95	clkbuf_4_8_0_i_clk/X (sky130_fd_sc_hd__
2	0.01				clknet_4_8_0_i_clk (net)
		0.15	0.00	1.96	clkbuf_5_17_0_i_clk/A (sky130_fd_sc_hd__
		0.39	0.43	2.39	clkbuf_5_17_0_i_clk/X (sky130_fd_sc_hd__
7	0.02				clknet_5_17_0_i_clk (net)
		0.39	0.00	2.39	_3606_7CLK (sky130_fd_sc_hd__dfxtp_4)
		0.25	1.03	3.42	_3606/Q (sky130_fd_sc_hd__dfxtp_4)
10	0.05				spif_override (net)
		0.25	0.00	3.42	_1739/S (sky130_fd_sc_hd__mux2_1)
		0.11	0.79	4.21	_1739/X (sky130_fd_sc_hd__mux2_1)
1	0.00				_1390 (net)
		0.11	0.00	4.21	_1740/A (sky130_fd_sc_hd__clkbuff_2)
		0.16	0.31	4.52	_1740/X (sky130_fd_sc_hd__clkbuff_2)
6	0.02				net62 (net)
		0.16	0.00	4.52	output62/A (sky130_fd_sc_hd__buf_2)
		0.16	0.41	4.93	output62/X (sky130_fd_sc_hd__buf_2)
1	0.03				o_gspi_cs_n (net)
		0.16	0.00	4.93	o_gspi_cs_n (out)
				4.93	data arrival time
			8.00	8.00	clock i_clk (rise edge)
			0.00	8.00	clock network delay (propagated)
			-0.20	7.80	clock uncertainty
			0.00	7.80	clock reconvergence pessimism
			-4.40	3.40	output external delay
				3.40	data required time
				3.40	data required time
				-4.93	data arrival time
				-1.53	slack (VIOLATED)

Figure 16: Critical path in iteration 5 with -1.53 slack

Iteration6

We run to signoff with some modifications:

- Clock period = 8ns
- Clock transition = 0.1ns
- Max fanout = 16 cells
- **Change in PDN VPITCH & HPITCH to 100**

- Negative slack -1.64ns

- Area 51683 um² (less routing in PDN)

It is obvious that the design doesn't have bottleneck in the routing resources as the slack don't improve but we can benefit from such iteration coming in the area.

x_mca_sta.rpt - /home/opentools/OpenLane/designs/wbqspiflash/runs/iter5_8ns_PDN/re...

Edit Search Preferences Shell Macro Windows Help

===== Slowest Corner =====

Startpoint: _3606_ (rising edge-triggered flip-flop clocked by i_clk)
 Endpoint: o_qspi_cs_n (output port clocked by i_clk)
 Path Group: i_clk
 Path Type: max
 Corner: ss

Fanout	Cap	Slew	Delay	Time	Description
			0.00	0.00	clock i_clk (rise edge)
			0.00	0.00	clock source latency
			0.08	0.08	i_clk (in)
2	0.01	0.11	0.00	0.08	i_clk (net)
			0.11	1.43	clkbuf_0_i_clk/A (sky130_fd_sc_hd__clkb
16	0.09	1.64	1.35	1.43	clkbuf_0_i_clk/X (sky130_fd_sc_hd__clkb
			0.15	2.01	clknet_0_i_clk (net)
2	0.01	0.15	0.58	2.01	clkbuf_4_9_0_i_clk/A (sky130_fd_sc_hd__
			0.38	2.43	clkbuf_4_9_0_i_clk/X (sky130_fd_sc_hd__
8	0.02	0.38	0.00	2.44	clknet_4_9_0_i_clk (net)
			0.30	3.50	clkbuf_5_18_0_i_clk/A (sky130_fd_sc_hd__
17	0.06	0.30	1.06	3.50	clkbuf_5_18_0_i_clk/X (sky130_fd_sc_hd__
			0.11	4.32	clknet_5_18_0_i_clk (net)
1	0.00	0.11	0.00	4.32	_3606_/CLK (sky130_fd_sc_hd__dfxtp_4)
			0.16	4.64	_3606_/Q (sky130_fd_sc_hd__dfxtp_4)
6	0.02	0.16	0.00	4.64	spif_override (net)
			0.16	5.05	_1739_/S (sky130_fd_sc_hd__mux2_1)
1	0.03	0.16	0.00	5.05	_1739_/X (sky130_fd_sc_hd__mux2_1)
			0.00	5.05	_1390_ (net)
			0.00	5.05	output62/A (sky130_fd_sc_hd__buf_2)
			0.00	5.05	output62/X (sky130_fd_sc_hd__buf_2)
			0.00	5.05	o_qspi_cs_n (net)
			0.00	5.05	o_qspi_cs_n (out)
			0.00	5.05	data arrival time
			8.00	8.00	clock i_clk (rise edge)
			0.00	8.00	clock network delay (propagated)
			-0.20	7.80	clock uncertainty
			0.00	7.80	clock reconvergence pessimism
			-4.40	3.40	output external delay
				3.40	data required time
				3.40	data required time
				-5.05	data arrival time
				-1.65	slack (VIOLATED)

Figure 19: Critical path in iteration7 -1.64 slack




Figure 17: Before edit in PDN I thought there's need for mode routing resources.




Figure 18: After edit in PDN there's more routing resources but the delay doesn't enhance.

Iteration7

We run to signoff with some modifications:

- Clock period = **10ns**
- Clock transition = **0.1ns**
- Max fanout = 16 cells
- Change in PDN VPITCH & HPITCH to 100

- Negative slack -0.76ns
- Area 51753 um² (less routing in PDN)
 - We need to more increase in clock period.

Iteration 8

We run to signoff with some modifications:

- Clock period = **12ns** (will have 0.9 to slack and 1.1 to output delay I think this will work)
- Clock transition = 0.1ns
- Max fanout = 16 cells (still found slight -ve slack in transition and cap)
- Change in PDN VOFFSET& HOFFSET to 100

- Positive slack 0.16 ns
- Area 51683 um² (less routing in PDN)
 - Now we meet timing alhamdulillah I want to change in FP_CORE_UTIL and reach the optimum in it to increase the slack as cells will be closer and if happen detouring, I have more routing resources from remover strips.

Iteration 9

We run to signoff with some modifications:

- Clock period = 12ns (will have 0.9 to slack and 1.1 to output delay I think this will work)
- Clock transition = 0.1ns
- Max fanout = 14 cells (still found slight -ve slack in transition and cap)
- Change in PDN VOFFSET& HOFFSET to 1000
- **FP_CORE_UTIL = 45 (higher 5%)**

- Positive slack 0.26 ns (cells close to each others and we consume less delay in routing)
- Area 45892 um² (less routing in PDN and less core area)

- We enhance in delay and area which a good step.

Iteration 10

We run to signoff with some modifications:

- Clock period = 12ns (will have 0.9 to slack and 1.1 to output delay I think this will work)
- Clock transition = 0.1ns
- Max fanout = 14 cells (still found slight -ve slack in transition and cap)
- Change in PDN VOFFSET& HOFFSET to 1000
- **FP_CORE_UTIL = 50 (higher 5%)**

- positive slack 0.11 ns

- Area 41367 um2 (less routing in PDN and less core area)

- **We enhance in area which a good step, we lose some slack, but we still meet timing.**

Iteration 11

- The same configurations of iteration10 but **FP_CORE_UTIL = 55 (higher 5%)**

- routing congestion is too high

```
WARNING GRT-0127] Reached 20 congestion iterations with less  
on between iterations.  
INFO GRT-0197] Via related to pin nodes: 14597  
INFO GRT-0198] Via related Steiner nodes: 900  
INFO GRT-0199] Via filling finished.  
INFO GRT-0111] Final number of vias: 20730  
INFO GRT-0112] Final usage 3D: 88665  
ERROR GRT-0118] Routing congestion too high.  
Error: resizer_routing_timing.tcl, 53 GRT-0118  
Build process exited abnormally  
  
INFO]: Saving runtime environment...  
INFO]: Creating reproducible...  
openLane TCL Issue Packager
```

Figure 20: High congestion

Table of iterations

Iteration	Changed parameters	Period (ns)	Area (um2)	DRCs	Objective
1	-to synthesis	5	24064	0	Synthesis
2	-to CTS	5	27820	0	To rebuild the CTN which wrongly structured in synthesis and current tool version don't support set_don't_touch command
3	-to signoff	5	58220	0	To use multi corner STA which not found in CTS
4	CLOCK_PERIOD	20	57998	0	Fix logical DRCs (specially the transition)
5	SYNTH_MAX_FANOUT	8	51866	0	Fix logical DCs

6	VPITCH & HPITCH	8	51683	0	Provide more routing resources to enhance timing
7	CLOCK_PERIOD	10	51753	0	Meet setup
8	CLOCK_PERIOD	12 {0.16}	51683	0	Meet setup (MET)
9	FP_CORE_UTIL 45%	12(0.27)	45892	0	Enhance the delay
10	FP_CORE_UTIL 50 %	12(0.11)	41367	0	Enhance the delay
11	FP_CORE_UTIL 55%	-	congestion	0	Enhance the delay

Problems

when I put max fanout to 16 I have max fanout violation -1 then I increase the fanout in constrains to get transition violation and I can't break this loop

```

1
2 =====
3 report_check_types -max_slew -max_cap -max_fanout -violators
4 =====
5
6 ===== Slowest Corner =====
7
8 max fanout
9
10 Pin                Limit Fanout  Slack
11 -----
12 clkbuf_0_i_clk/X    16         17      (VIOLATED)
13
14
15 ===== Typical Corner =====
16
17 max fanout
18
19 Pin                Limit Fanout  Slack
20 -----
21 clkbuf_0_i_clk/X    16         17      (VIOLATED)
22
23
24 ===== Fastest Corner =====
25
26 max fanout
27
28 Pin                Limit Fanout  Slack
29 -----
30 clkbuf_0_i_clk/X    16         17      (VIOLATED)
31
32
33 =====
34 max slew violation count 0
35 max fanout violation count 1
36 max cap violation count 0
37 =====
38

```

Figure 22: Max fanout violation

```

1
2 =====
3 report_check_types -max_slew -max_cap -max_fanout -violators
4 =====
5
6 ===== Slowest Corner =====
7
8 max slew
9
10 Pin                Limit  Slew  Slack
11 -----
12 clkbuf_4_0_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
13 clkbuf_4_2_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
14 clkbuf_4_1_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
15 clkbuf_4_3_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
16 clkbuf_4_4_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
17 clkbuf_4_5_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
18 clkbuf_4_7_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
19 clkbuf_4_6_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
20 clkbuf_4_13_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
21 clkbuf_4_15_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
22 clkbuf_4_14_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
23 clkbuf_4_12_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
24 clkbuf_4_10_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
25 clkbuf_4_8_0_i_clk/A     1.50  1.54  -0.04 (VIOLATED)
26 clkbuf_4_9_0_i_clk/A     1.50  1.54  -0.04 (VIOLATED)
27 clkbuf_4_11_0_i_clk/A    1.50  1.54  -0.04 (VIOLATED)
28 clkbuf_0_i_clk/X         1.51  1.54  -0.02 (VIOLATED)
29

```

Figure 22: Max transition violation

Conclusion

Finally, we run all PnR phases in the spiflash design and reached to 12 ns period which equal operating frequency 80 MHZ the critical path from DFF “_3606_” to the output “o_qspi_cs_n” the design will give more operating frequency with more powerful optimization engines and more knowledgeable engineer than me.

the end of iteration

Question1

Part1: Arrange the pins.

- I added the parameter **FP_PIN_ORDER_CFG**
- Pass the file name to it.
- Then put the file in the same directory with the arrangement of pins.

```
Open  [?]  pin_order.cfg
/home/opentools/OpenLane/designs/wbqspiflash

1 #N
2 o_wb_ack
3 o_wb_stall
4 o_qspi_sck
5 o_qspi_cs_n
6 o_qspi_mod.*
7 o_qspi_dat.*
8
9 #S
10 o_wb_data.*
11 o_interrupt
12
13 #E
14 i_clk
15 i_wb_cyc
16 i_wb_data_stb
17 i_wb_ctrl_stb
18 i_wb_we
19 i_qspi_dat.*
20 i_wb_addr.*
21
22 #W
23 i_wb_data\[\d\]
24 i_wb_data\[\d\d\]
25
26
27
28
29
```

Figure 23: designs/wbqspiflash/pin_order.cfg

Command:

➔ (SET:: ENV(FP_PIN_ORDER_CFG) \$::ENV(DSIGN_DIR)/PIN_ORDER.CFG)




Figure 24: Before pin arrangement




Figure 25: After pin arrangement

patr2- The thickness of the vertical and horizontal pins is to be 1x default width.

```
33 set ::env(FP_IO_MODE) 1; # 0 matching mode - 1
34 set ::env(FP_IO_HLENGTH) 2
35 set ::env(FP_IO_VLENGTH) 2
36 set ::env(FP_IO_VEXTEND) -1
37 set ::env(FP_IO_HEXTEND) -1
38 set ::env(FP_IO_VTHICKNESS_MULT) 1
39 set ::env(FP_IO_HTHICKNESS_MULT) 1
40 set ::env(FP_IO_MIN_DISTANCE) 3
41 set ::env(FP_IO_UNMATCHED_ERROR) 1
42
```

Figure 26:configurations/floorplan.tcl

Set FB_IO_VTHICKNESS_MULT and FB_IO_HTHICKNESS_MULT to 1 instead of 2

Part3- The length of the pins is to be 2um.

Set FP_IO_HLENGTH to 2 instead of 4 also FP_VLENGTH to 2




Figure 28: Before modification (4um, x2)




Figure 28:After modification (2um, x1)

Question2:

Edit the power structure to have straps in all metals (met1 to met5):

Firstly, create new grid for the two new stripes (stdcell_grid_2) →

```
78 ##### grid between met2 , met3 #####
79 define_pdn_grid \
80   -name stdcell_grid \
81   -starts_with POWER \
82   -voltage_domain CORE \
83   -pins "$::env(FP_PDN_LOWER_LAYER) $::env(FP_PDN_INTERNAL1_LAYER)"
84
85 ##### grid between met4 , met5 #####
86 define_pdn_grid \
87   -name stdcell_grid_2 \
88   -starts_with POWER \
89   -voltage_domain CORE \
90   -pins "$::env(FP_PDN_INTERNAL2_LAYER) $::env(FP_PDN_INTERNAL2_LAYER)"
91
92
93
```

Figure 29:Define new grid.

Secondly, add the two new stripes →

```

112 ##### stripe for met4 #####
113 add_pdn_stripe \
114   -grid stdcell_grid_2 \
115   -layer $::env(FP_PDN_INTERNAL2_LAYER) \
116   -width $::env(FP_PDN_VWIDTH) \
117   -pitch $::env(FP_PDN_VPITCH) \
118   -offset $::env(FP_PDN_VOFFSET) \
119   -starts_with POWER -extend_to_core_ring
120
121 ##### stripe for met5 #####
122
123 add_pdn_stripe \
124   -grid stdcell_grid_2 \
125   -layer $::env(FP_PDN_UPPER_LAYER) \
126   -width $::env(FP_PDN_HWIDTH) \
127   -pitch $::env(FP_PDN_HPITCH) \
128   -offset $::env(FP_PDN_HOFFSET) \
129   -starts_with POWER -extend_to_core_ring
130

```

Figure 30: Add the two new stripes.

Thirdly, drop vias between:

- Metal layer 4,5
- Metal layer 2,3
- Metal layer 3,4
- Ralis, Metal layer 2

```

131 ##### via between met2 , met3 #####
132 add_pdn_connect \
133   -grid stdcell_grid \
134   -layers "$::env(FP_PDN_LOWER_LAYER) $::env(FP_PDN_INTERNAL1_LAYER)"
135
136
137 ##### via between met4 , met5 #####
138 add_pdn_connect \
139   -grid stdcell_grid_2 \
140   -layers "$::env(FP_PDN_INTERNAL2_LAYER) $::env(FP_PDN_UPPER_LAYER)"
141
142 ##### via between met3 , met4 #####
143 add_pdn_connect \
144   -grid stdcell_grid_2 \
145   -layers "$::env(FP_PDN_INTERNAL1_LAYER) $::env(FP_PDN_INTERNAL2_LAYER)"
146
147

```

Figure 31: Drop VIAS




Figure 32: The 5 Metal layers in GUI

And change these values in the floorplan configuration. →

```
14
15 # Floorplan defaults
16 set ::env(FP_SIZING) relative
17 set ::env(FP_CORE_UTIL) 40
18 set ::env(FP_CORE_MARGIN) 0
19 set ::env(FP_ASPECT_RATIO) 1
20
21 set ::env(FP_PDN_HPITCH) {30.8}
22 set ::env(FP_PDN_HOFFSET) {5.65}
23 set ::env(FP_PDN_VOFFSET) {5.32}
24 set ::env(FP_PDN_VPITCH) {30.94}
25 set ::env(FP_PDN_AUTO_ADJUST) 0
26
27 set ::env(FP_PDN_CORE_RING) 0
28 set ::env(FP_PDN_ENABLE_RAILS) 1
29
```



Figure 33: Change PDN parameters

Question3

Part1: Edit Placement configurations to achieve the required target.

- **PL_TARGET_DENISTY → should be suitable.**
- **I tried to make it (0.75) to make cells near to each others and save in timing**
- **But the routing fails and that make much detouring and need more routing resources as the area is congested.**

```
STEP 7]
INFO]: Running Global Placement...
STEP 8]
INFO]: Running Placement Resizer Design Optimizations...
ERROR]: during executing openroad script /home/opentools/OpenLane/scripts/openroad/resizer.tcl
ERROR]: Exit code: 1
ERROR]: full log: designs/wbqspiflash/runs/final/logs/placement/8-resizer.log
ERROR]: Last 10 lines:
INFO DPL-0035] _2939_
INFO DPL-0035] _2939_
INFO DPL-0035] input53
INFO DPL-0035] input53
INFO DPL-0035] input49
INFO DPL-0035] input49
INFO DPL-0035] input38
ERROR DPL-0036] Detailed placement failed.
Error: resizer.tcl, 79 DPL-0036
Child process exited abnormally
```



Figure 34: Detailed placement failed.

Finally, I set it to (0.4) to spread the cells over area and have good IR analysis.

Second parameter :

PL_RESIZER_DESIGN_OPTIMIZATIONS also set to 1 as it makes more optimizations at cells to meet timing.

1 Startpoint: i_wb_addr[1] (input port clocked by i_clk)						
2 Endpoint: _3977 (rising edge-triggered flip-flop clocked by i_clk)						
3 Path Group: i_clk						
4 Path Type: max						
5 Fanout	Cap	Slew	Delay	Time	Description	
6		0.15	0.00	0.00	clock i_clk (rise edge)	
7			0.00	0.00	clock network delay (ideal)	
8			0.00	4.40	input external delay	
9			0.05	4.45	i_wb_addr[1] (in)	
10	5	0.03			i_wb_addr[1] (net)	
11			0.07	0.00	4.45 v _1970/A (sky130_fd_sc_hd_or2_2)	
12			0.07	0.33	4.79 v _1970/X (sky130_fd_sc_hd_or2_2)	
13	2	0.01			1600 (net)	
14			0.07	0.00	4.79 v _2052/A (sky130_fd_sc_hd_buf_1)	
15			0.15	0.20	4.99 v _2052/X (sky130_fd_sc_hd_buf_1)	
16	8	0.03			1682 (net)	
17			0.15	0.00	4.99 v _2053/C (sky130_fd_sc_hd_or4b_2)	
18			0.12	0.70	5.69 v _2053/X (sky130_fd_sc_hd_or4b_2)	
19	3	0.01			1683 (net)	
20			0.12	0.00	5.69 v _2055/A (sky130_fd_sc_hd_and3_2)	
21			0.05	0.24	5.93 v _2055/X (sky130_fd_sc_hd_and3_2)	
22	3	0.01			1685 (net)	
23			0.05	0.00	5.93 v _3325/A_N (sky130_fd_sc_hd_and4b_2)	
24			0.06	0.28	6.21 ^ _3325/X (sky130_fd_sc_hd_and4b_2)	
25	1	0.00			1182 (net)	
26			0.06	0.00	6.21 ^ _3326/D1 (sky130_fd_sc_hd_o2111a_2)	
27			0.07	0.21	6.42 ^ _3326/X (sky130_fd_sc_hd_o2111a_2)	
28	2	0.01			1183 (net)	
29			0.07	0.00	6.42 ^ _3333/D_N (sky130_fd_sc_hd_or4bb_2)	
30			0.14	0.62	7.04 v _3333/X (sky130_fd_sc_hd_or4bb_2)	
31	3	0.01			1190 (net)	
32			0.14	0.00	7.04 v _3334/A (sky130_fd_sc_hd_buf_1)	
33			0.14	0.23	7.27 v _3334/X (sky130_fd_sc_hd_buf_1)	
34	8	0.02			1191 (net)	
35			0.14	0.00	7.27 v _3367/A (sky130_fd_sc_hd_buf_1)	
36			0.17	0.26	7.53 v _3367/X (sky130_fd_sc_hd_buf_1)	
37	8	0.03			1206 (net)	
38			0.17	0.00	7.53 v _3378/A2 (sky130_fd_sc_hd_a21o_2)	
39			0.03	0.26	7.79 v _3378/X (sky130_fd_sc_hd_a21o_2)	
40	1	0.00			0184 (net)	
41			0.03	0.00	7.79 v _3977/D (sky130_fd_sc_hd_dfxtpt_2)	
42					data arrival time	
43						
44			0.15	8.00	clock i_clk (rise edge)	
45				8.00	clock network delay (ideal)	
46				-0.20	clock uncertainty	
47				0.00	clock reconvergence pessimism	
48				7.80	7.80 ^ _3977/CLK (sky130_fd_sc_hd_dfxtpt_2)	
49				-0.08	library setup time	
50				7.72	data required time	
51				7.72	data required time	
52				-7.79	data arrival time	
53						
54				-0.07	slack (VIOLATED)	
55						

Figure 36: PL_RESIZER_DESIGN_OPTIMIZATIONS=0

1 Startpoint: i_wb_addr[1] (input port clocked by i_clk)						
2 Endpoint: _3978 (rising edge-triggered flip-flop clocked by i_clk)						
3 Path Group: i_clk						
4 Path Type: max						
5 Fanout	Cap	Slew	Delay	Time	Description	
6		0.15	0.00	0.00	clock i_clk (rise edge)	
7			0.00	0.00	clock network delay (ideal)	
8			0.00	4.40	input external delay	
9			0.01	0.00	4.40 v i_wb_addr[1] (in)	
10	1	0.00			i_wb_addr[1] (net)	
11			0.07	0.00	4.40 v input16/A (sky130_fd_sc_hd_buf_2)	
12			0.07	0.16	4.56 v input16/X (sky130_fd_sc_hd_buf_2)	
13	5	0.03			net16 (net)	
14			0.07	0.00	4.56 v _1970/A (sky130_fd_sc_hd_or2_1)	
15			0.07	0.28	4.84 v _1970/X (sky130_fd_sc_hd_or2_1)	
16	2	0.01			1600 (net)	
17			0.07	0.00	4.84 v _2052/A (sky130_fd_sc_hd_clkbuf_2)	
18			0.09	0.18	5.02 v _2052/X (sky130_fd_sc_hd_clkbuf_2)	
19	8	0.02			1682 (net)	
20			0.09	0.00	5.02 v _2053/C (sky130_fd_sc_hd_or4b_1)	
21			0.12	0.55	5.57 v _2053/X (sky130_fd_sc_hd_or4b_1)	
22	3	0.01			1683 (net)	
23			0.12	0.00	5.57 v _2055/A (sky130_fd_sc_hd_and3_1)	
24			0.06	0.20	5.77 v _2055/X (sky130_fd_sc_hd_and3_1)	
25	3	0.01			1685 (net)	
26			0.06	0.00	5.77 v _3325/A_N (sky130_fd_sc_hd_and4b_1)	
27			0.06	0.25	6.02 ^ _3325/X (sky130_fd_sc_hd_and4b_1)	
28	1	0.00			1182 (net)	
29			0.06	0.00	6.02 ^ _3326/D1 (sky130_fd_sc_hd_o2111a_1)	
30			0.10	0.22	6.24 ^ _3326/X (sky130_fd_sc_hd_o2111a_1)	
31	2	0.01			1183 (net)	
32			0.10	0.00	6.24 ^ _3333/D_N (sky130_fd_sc_hd_or4bb_2)	
33			0.14	0.63	6.87 v _3333/X (sky130_fd_sc_hd_or4bb_2)	
34	3	0.01			1190 (net)	
35			0.14	0.00	6.87 v _3334/A (sky130_fd_sc_hd_clkbuf_2)	
36			0.09	0.21	7.08 v _3334/X (sky130_fd_sc_hd_clkbuf_2)	
37	8	0.02			1191 (net)	
38			0.09	0.00	7.08 v _3367/A (sky130_fd_sc_hd_buf_2)	
39			0.08	0.21	7.28 v _3367/X (sky130_fd_sc_hd_buf_2)	
40	8	0.03			1206 (net)	
41			0.08	0.00	7.28 v _3381/A2 (sky130_fd_sc_hd_a21o_1)	
42			0.03	0.19	7.47 v _3381/X (sky130_fd_sc_hd_a21o_1)	
43	1	0.00			0185 (net)	
44			0.03	0.00	7.47 v _3978/D (sky130_fd_sc_hd_dfxtpt_2)	
45					data arrival time	
46			0.15	8.00	clock i_clk (rise edge)	
47				8.00	clock network delay (ideal)	
48				-0.20	clock uncertainty	
49				0.00	clock reconvergence pessimism	
50				7.80	7.80 ^ _3978/CLK (sky130_fd_sc_hd_dfxtpt_2)	
51				-0.08	library setup time	
52				7.72	data required time	
53				7.72	data required time	
54				-7.47	data arrival time	
55				0.25	slack (MET)	

Figure 36: PL_RESIZER_DESIGN_OPTIMIZATIONS=1

Part2- Edit CTS configurations to achieve the required target.

```

15 # cts defaults
16 set ::env(CLOCK_TREE_SYNTH) 1
17 set ::env(CTS_TARGET_SKEW) 20
18 set ::env(CTS_TOLERANCE) 10
19 set ::env(CTS_SINK_CLUSTERING_SIZE) 25
20 set ::env(CTS_SINK_CLUSTERING_MAX_DIAMETER) 50
21 set ::env(CTS_REPORT_TIMING) 1
22 set ::env(CTS_CLK_MAX_WIRE_LENGTH) 0

```

Figure 37: configurations of CTS

I decreased CTS_TARGET_SKEW (from 200ps to 20ps) and CTS_TOLERANCE (from 100 to 10) to have tight skew and don't make timing violations as I don't have big margin in slack.

Question4

Change DRT_OPT_ITERS variable in routing configuration and report the tradeoff between reported DRCs and runtime.

**DRT_OPT_ITERS =1 → 3.5 minutes
(1400 line from violations)**

**DRT_OPT_ITERS =100 → 8 minutes (0
violations)**

```

detailed.drc - /home/opentools/OpenLane/designs/h
File Edit Search Preferences Shell Macro Windows
1 violation type: MetSpc
2 srcs: net: 0362_
3 bbox = ( 22.165, 123.72 ) - ( 22.455, 123.815 ) on Layer met1
4 violation type: Short
5 srcs: net: 1301_net: 1556_
6 bbox = ( 30.52, 91.175 ) - ( 30.66, 91.405 ) on Layer met1
7 violation type: Short
8 srcs: net: 1301_net: 1556_
9 bbox = ( 30.52, 91.22 ) - ( 30.66, 91.36 ) on Layer met1
10 violation type: MetSpc
11 srcs: net: 1187_
12 bbox = ( 28.515, 121.68 ) - ( 28.59, 121.775 ) on Layer met1
13 violation type: Short
14 srcs: net: 0386_net: state[1\]
15 bbox = ( 99.98, 15.4 ) - ( 100.12, 15.54 ) on Layer met1
16 violation type: MetSpc
17 srcs: net: 1634_net: 1664_
18 bbox = ( 93.045, 33.76 ) - ( 93.08, 33.9 ) on Layer met1
19 violation type: MetSpc
20 srcs: net: 1869_
21 bbox = ( 124.745, 25.46 ) - ( 125.035, 25.555 ) on Layer met1
22 violation type: Short
23 srcs: net: 1634_net: 1638_
24 bbox = ( 91.24, 33.76 ) - ( 91.38, 33.9 ) on Layer met1
25 violation type: Short
26 srcs: net: 0409_net: 0412_
27 bbox = ( 119.76, 23.56 ) - ( 119.9, 23.7 ) on Layer met1
28 violation type: Short
29 srcs: net: 0384_net: 1662_
30 bbox = ( 126.2, 17.44 ) - ( 126.34, 17.58 ) on Layer met1
31 violation type: Short
32 srcs: net: 0385_net: 0438_
33 bbox = ( 130.34, 20.16 ) - ( 130.48, 20.315 ) on Layer met1
34 violation type: Short
35 srcs: net: 0385_net: 0438_
36 bbox = ( 130.34, 20.16 ) - ( 130.48, 20.3 ) on Layer met1
37 violation type: Short
38 srcs: net: 0385_net: 0438_
39 bbox = ( 130.34, 20.16 ) - ( 130.555, 20.3 ) on Layer met1
40 violation type: Short
41 srcs: net: 0410_net: net26_
42 bbox = ( 106.88, 23.56 ) - ( 107.02, 23.7 ) on Layer met1
43 violation type: Short
44 srcs: net: 1673_net: 1678_
45 bbox = ( 106.42, 31.72 ) - ( 106.56, 31.86 ) on Layer met1
46 violation type: Short
47 srcs: net: 1639_net: 1875_

```

Figure 38:detailed.drc

Question 5

- Open the final GDS and LEF of the design using Klayout and clarify the information represented in each view.




Figure 40: LEF obstructions




Figure 40: LEF bin locations

LEF contains detailed PIN information that is used by PnR tools to guide routing and Metal blockages (OBS section), that represent internal metal shapes of the cell not to be touched by routing.




Figure 41: GDS by Klayout

GDS show all shapes and details.

Question 6

Using Klayout, validate the metals used for pins creation.




Figure 43: Horizontal bins in met3





Figure 42: Vertical bins in met2

Which layer numbers map to met2 & met3?

Met2 69 , Met3 70


Question 7

- Validate that the LEF is created with the intended dimensions.



```
1 VERSION 5.7 ;
2 NOWIREEXTENSIONATPIN ON ;
3 DIVIDERCHAR "/" ;
4 BUSBITCHARS "[" ;
5 MACRO wbqspiflash
6 CLASS BLOCK ;
7 FOREIGN wbqspiflash ;
8 ORIGIN 0.000 0.000 ;
9 SIZE 245.380 BY 250.660 ;
10 PIN VGND
11 DIRECTION INOUT ;
12 USE GROUND ;
13 PORT
14 LAYER met2 ;
15 RECT 25.510 7.920 27.1
16 END
```

Figure 44: LEF area



```
3-initial_fp_die_area.rpt - /home/opentools/Ope
File Edit Search Preferences Shell Macro Win
1 0.0 0.0 245.38 250.66
```

Figure 45: floorplan area

The floorplan and the LEF have the same dimensions.

THANK YOU

I am immensely grateful for the opportunity to learn and grow during this internship. I hope I was responsible and any bad act was beyond my control. Your unwavering confidence in me has been truly inspiring. Thank you for shaping my journey into a valuable experience.