

ICpedia Internship

Internship Final Project
Islam Nasser

EXCUSE

I sincerely apologize for the delay in delivering the project. Unforeseen technical issues beyond my control caused the delay. I understand the importance of timeliness and I'm committed to ensuring this doesn't happen again in the future. Thank you for your understanding.

Introduction

We have the "wbqspiflash" design, and we want to perform RTL2GDSII flow (logic synthesis and proceed through physical synthesis steps).

Target: We want to have a minimum area with maximum performance also we want to sell the chip, so we don't trap with high frequency and the chip don't operate.

SYNTHESIS MODIFICATIONS:

1- Input and output delay: I made it 0.55 from clock cycle to the neighboring block (0.05 from clock to routing between ports and 0.5 to the adjacent block)

Note → (the IP will put in chip and should take in consideration the timing with adjacent blocks)




Figure 1:Time budgeting

Note → I left 0.05 to routing and the adjacent block will be left the same to have 0.1 from clock to routing and that enough as it is old technology (routing delay is small and not dominant)

The parameter control input and output delay is IO_PCT you can find in configurations/synthesis.tcl.

```
27 set ::env(SYNTH_ADDER_TYPE) "YOSYS"

28 set ::env(CLOCK_BUFFER_FANOUT) 16

29 set ::env(SYNTH_READ_BLACKBOX_LIB) 0

30 set ::env(SYNTH_TOP_LEVEL) 0

31 set ::env(SYNTH_FLAT_TOP) 0

32 set ::env(IO_PCT) 0.55

33 set ::env(SYNTH_EXTRA_MAPPING_FILE) ""

34
```

Figure 2: configurations/synthesis.tcl

```
10 set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
11 set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
12 puts "\[INFO\]: Setting output delay to: $output_delay_value"
13 puts "\[INFO\]: Setting input delay to: $input_delay_value"
14
```

Figure 3: scripts/basc.sdc

To ensure the outside world constrains parameters is settled correctly you can find in scripts/base.tcl:

- Driving cell → sky130_fd_sc_hd__inv_2 (we use cell with low driving strength to not be more optimistic)
- Load cap → 33.44 ff (also moderate out load cap to simulate the real case)

Project iterations

BEFORE STARTING: I had big problem with STA after synthesis it run in the typical corner only not all corners and that make me relaxed with timing in all phases and shocked me in signoff.

Solution:

- Start from flow.tcl (search for run_synthesis proc) I didn't find it.
- Grep it the found it in scripts/tcl_commands/synthesis.tcl
- With some tracing run_sta proc founded and has a switch of (-pre_sta)
- Grep for run_sta to find in scripts/tcl_commands/sta.tcl and has two flage (-pre_sta , -multi_corner)
- I back to run_sta proc and change the switch to -multi_corner and it works Alhamdulillah.

```
synthesis.tcl - /home/opentools/OpenLane/scripts/tcl_commands/
                                         sta.tcl - /home/opentools/OpenLane/scripts/tcl_commands/
                                                                                                                                                    File Edit Search Preferences Shell Macro Windows
                                                                                                                                                   112 proc run_synthesis {args} {
113     increment_index
114     TIMER::timer_start
115     puts_info "Running Synthesis..."
116     set ::env(CURRENT_SDC) $::env(BASE_SDC_FILE)
117     # in-place insertion
118     if { [file exists $::env(synthesis_results)/$::env(DESIGN_NAME).v] } {
120          set_netlist $::env(synthesis_results)/$::env(DESIGN_NAME).v
121     } else {
122         run yosys
<u>File Edit Search Preferences Shell Macro Windows</u>
  11 # WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
  12 # See the License for the specific language governing permissions 13 # limitations under the License.
  15 proc run_sta {args} {
              set options {
    {-log required}
    {-lef optional}
  16
17
                                                                                                                                                                          run_yosys
  19
                         {-process_corner optional}
                                                                                                                                                                  }
TIMER::timer_stop
exec echo "[TIMER::get_runtime]" | python3 $::env(SCRIPTS_DIR)/write_ru
                set flags {
-multi_corner 

                                                                                                                                                     126
                        -pre_cts
                                                                                                                                                                   run_sta -multi_corner -log $::env(synthesis_logs)/sta.log
set ::env(LAST_TIMING_REPORT_TAG) [index_file $::env(synthesis_reports)
                                                                                                                                                     128
129
130
131
132
                parse_key_args "run_sta" args arg_values $options flags_map $1
set multi_corner [info exists flags_map(-multi_corner)]
set pre_cts [info exists flags_map(-pre_cts)]
                                                                                                                                                                   if { $::env(RUN_SIMPLE_CTS) && $::env(CLOCK_TREE_SYNTH) } {
   if { ! [info exists ::env(CLOCK_NET)] } {
      set ::env(CLOCK_NET) $::env(CLOCK_PORT)
```


Figure 4: Here we know there is two switches to proc run_sta.

Figure 5:Here we find the proc run_sta and edit the switch of -multi_corner

```
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[STEP 1]
[INFO]: Running Synthesis...
[STEP 2]
[INFO]: Running Multi-Corner Static Timing Analysis...
[INFO]: Saving current set of views in 'designs/wbqspiflash/runs/iter1_5ns/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
```

Figure 6: Now we can run multi corner analysis.

Conclusion → We can run multi corner static timing analysis after synthesis.



The solution is to use set_dont_touch command to ignore i_clk net but the version of tool we use isn't updated enough the new versions accept this command.

Figure 9: Tool don't accept this command.

In my opinion to proceed to CTS where well-structured clock network will be used, and this transition will disappear.

We run to CTS this time with the same constrains:

- Clock period = 5ns
- Clock transition = 0.1ns
- Max fanout = 4 cells
- The clock tree has been structured and we get -0.99 slack instead of -5.08 and less fanout violations.




Figure 10: CTN was structured and we ger less violations.

- Area → 27820 um2

But this slack is misleading as CTS run in TT corner only, I try to make it as synthesis, but it doesn't work.




Figure 11: Screenshot from GUI to ensure CTS performed.

The solution is to run the flow to signoff and make analysis in its STA engine with multi corners and then can judge in timing correctly.

We run to signoff this time with the same constrains:

- Clock period = 5ns
- Clock transition = 0.1ns
- Max fanout = 4 cells
- We have slack of -4.12ns in SS corner also logical DRC violations (transition, capacitance and fanout).
- Area → 58220 um2
- DRCs → zero




Figure 12: DRC violations

So, in this iteration we discover that we have problem with setup violation and that may fix by increase the period, second problem with the logical DRCs (transition, fanout, cap)

- To solve logical DRCs problem in my opinion to give it more slack in timing to insert more buffers and make more branches of fanouts to decrease the capacitance on the drivers and enhance the output transition of them, so I will increase clock period to 20ns and see what happen.

Iteration 4

We run to signoff with this constrains:

- Clock period = 20ns
- Clock transition = 0.1ns
- Max fanout = 4 cells
- Positive slack 1.96ns
- Area 57998 um2

The logical DRCs remain the same and increased and this is unexpected I expect with more positive slack will fix logical DRCs.




Figure 13: Logical DRCs still exist.

To ensure I investigated the max slew net and the max fanout net.




Figure 14 : The max fanout net derived by x2 buffer.

The max fanout net: drive 26 cell and derived by x2 buffer.




Figure 15: The big net is derived by x1 buffer.

The biggest transition net is divided by x1 buffer.

Now I am confused between I haven't good understand about fixing the violation or the tool engines are weak and didn't respond.

As I know in tool should do High fanout synthesis in placement stage and add buffers to decrease the fanout then the capacitance decreases then the transition decrease also place cells with same timing path near to each other, but let's proceed and know how we will fix the violations.

Iteration5

We run to signoff with these modifications:

- Clock period = 8ns
- Clock transition = 0.1ns
- Max fanout = 16 cells
- Negative slack -1.53ns
- Area 51866 um2 (the synthesis cell area is smaller as with high fanout the tool doesn't use more buffers it doesn't optimize the HFN)

Logical DRCs almost disappear I don't want to say fixed.




Figure 16:Critical path in iteration 5 with -1.53 slack

We run to signoff with some modifications:

- Clock period = 8ns
- Clock transition = 0.1ns
- Max fanout = 16 cells
- Change in PDN VPITCH & HPITCH to 100
- Negative slack -1.64ns
- Area 51683 um2 (less routing in PDN)

It is obvious that the design doesn't have bottleneck in the routing resources as the slack don't improve but we can benefit from such iteration coming in the area.

Edit <u>S</u> ear	ch <u>P</u> referer	nces She	l Ma <u>c</u> ro	<u>W</u> indows	<u>H</u> elp
			Slowest	Corner	
Endpoint	: o_qspi oup: i_cl oe: max	_cs_n (d	ing edge output p	-trigger ort cloc	red flip-flop clocked by i_clk) cked by i_clk)
Fanout	Cap	Slew	Delay	Time	Description
2	0.01	0.11	0.00 0.00 0.08		^ i_clk (in) i_clk (net)
16	0.09	0.11 1.64	0.00 1.35	1.43	^ clkbuf_0_i_clk/A (sky130_fd_sc_hd_clkb ^ clkbuf_0_i_clk/X (sky130_fd_sc_hd_clkb clknet_0_i_clk (net)
2	0.01	1.64 0.15	0.00 0.58	2.01	^ clkbuf_4_9_0 i_clk/A (sky130_fd_sc_hd_ ^ clkbuf_4_9_0 i_clk/X (sky130_fd_sc_hd_
8	0.02	0.15 0.38	0.00 0.43	2.01 2.43	^ clkbuf_5_18_0 i_clk/A (sky130_fd_sc_hd_ ^ clkbuf_5_18_0 i_clk/X (sky130_fd_sc_hd_clknet_5_18_0 i_clk (net)
17	0.06	0.38 0.30	0.00 1.06	3.50	^ _3606_/CLK (sky130_fd_sc_hddfxtp_4) ^ _3606_/Q (sky130_fd_sc_hddfxtp_4) spif override (net)
1	0.00	0.30 0.11	0.00 0.82	4.32	^ _1739_/s (sky130_fd_sc_hd_mux2_1) v _1739_/x (sky130_fd_sc_hd_mux2_1) _1390_ (net)
6	0.02	0.11	0.00 0.32	4.64	v 1740 / Å (sky130 fd sc hd clkbuf 2) v 1740 / X (sky130 fd sc hd clkbuf 2) net62 (net)
1	0.03	0.16 0.16	0.00	5.05	v output62/A (sky130_fd_sc_hd_buf_2) v output62/X (sky130_fd_sc_hd_buf_2) o_qspi_cs_n (net)
		0.16	0.00	5.05 5.05	v oʻʻqʻspiicsin (out) data arrival time
			8.00 0.00 -0.20 0.00 -4.40	8.00 8.00 7.80 7.80 3.40 3.40	<pre>clock i_clk (rise edge) clock network delay (propagated) clock uncertainty clock reconvergence pessimism output external delay data required time</pre>
				3.40 -5.05	data required time data arrival time
				-1.65	slack (VIOLATED)

Figure 19: Critical path in iteration7 -1.64 slack




Figure 17:Before edit in PDN I thought there's need for mode routing resources.




Figure 18:After edit in PDN there's more routing resources but the delay doesn't enhance.

We run to signoff with some modifications:

- Clock period = 10ns
- Clock transition = 0.1ns
- Max fanout = 16 cells
- Change in PDN VPITCH & HPITCH to 100

- Negative slack -0.76ns
- Area 51753 um2 (less routing in PDN)
 - We need to more increase in clock period.

We run to signoff with some modifications:

- Clock period = 12ns (will have 0.9 to slack and 1.1 to output delay I think this will work)
- Clock transition = 0.1ns
- Max fanout = 16 cells (still found slight -ve slack in transition and cap)
- Change in PDN VOFFSET& HOFFSET to 100
- Positive slack 0.16 ns
- Area 51683 um2 (less routing in PDN)
 - Now we meet timing alhamdulillah I want to change in FP_CORE_UTIL and reach the optimum in it to increase the slack as cells will be closer and if happen detouring, I have more routing resources from remover strips.

Iteration 9

We run to signoff with some modifications:

- Clock period = 12ns (will have 0.9 to slack and 1.1 to output delay I think this will work)
- Clock transition = 0.1ns
- Max fanout = 14 cells (still found slight -ve slack in transition and cap)
- Change in PDN VOFFSET& HOFFSET to 1000
- FP_CORE_UTIL = 45 (higher 5%)
- Positive slack 0.26 ns (cells close to each others and we consume less delay in routing)
- Area 45892 um2 (less routing in PDN and less core area)
 - We enhance in delay and area which a good step.

We run to signoff with some modifications:

- Clock period = 12ns (will have 0.9 to slack and 1.1 to output delay I think this will work)
- Clock transition = 0.1ns
- Max fanout = 14 cells (still found slight -ve slack in transition and cap)
- Change in PDN VOFFSET& HOFFSET to 1000
- FP_CORE_UTIL = 50 (higher 5%)
- positive slack 0.11 ns
- Area 41367 um2 (less routing in PDN and less core area)
- We enhance in area which a good step, we lose some slack, but we still meet timing.

Iteration 11

- The same configurations of iteration10 but FP_CORE_UTIL = 55 (higher 5%)
 - routing congestion is too high

```
on between iterations.

(NFO GRT-0197] Via related to pin nodes: 14597

(NFO GRT-0198] Via related Steiner nodes: 900

(NFO GRT-0199] Via filling finished.

(NFO GRT-0111] Final number of vias: 20730

(NFO GRT-0112] Final usage 3D: 88665

ERROR GRT-0118] Routing congestion too high.

Fror: resizer_routing_timing.tcl, 53 GRT-0118

mild process exited abnormally

(NFO]: Saving runtime environment...

(NFO]: Creating reproducible...

DenLane TCL Issue Packager
```

Figure 20: High congestion

Table of iterations

Iteration	Changed parameters	Period (ns)	Area (um2)	DRCs	Objective	
1	-to synthesis	5	24064	0	Synthesis	
2	-to CTS	5	27820	0	To rebuild the CTN which wrongly structured in synthesis and current tool version don't support set_don't_touch command	
3	-to signoff	5	58220	0	To use multi corner STA which not found in CTS	
4	CLOCK_PERIOD	20	57998	0	Fix logical DRCs (specially the transition)	
5	SYNTH_MAX_FANOUT	8	51866	0	Fix logical DCs	

6	VPITCH & HPITCH	8	51683	0	Provide more routing
					resources to enhance
					timing
7	CLOCK_PERIOD	10	51753	0	Meet setup
8	CLOCK_PERIOD	12 {0.16}	51683	0	Meet setup (MET)
9	FP_CORE_UTIL 45%	12(0.27)	45892	0	Enhance the delay
10	FP_CORE_UTIL 50 %	12(0.11)	41367	0	Enhance the delay
11	FP_CORE_UTIL 55%	-	congestion	0	Enhance the delay

Problems

when I put max fanout to 16 I have max fanout violation -1 then I increase the fanout in constrains to get transition violation and I can't break this loop

```
report_check_types -max_slew -max_cap -max_fanout -violators
 Limit Fanout Slack
                           16 17 (VIOLATED)
12 clkbuf_0_i_clk/X
15 ----- Typical Corner -----
17 max fanout
                           Limit Fanout Slack
      0_i_clk/X 16 17 (VIOLATED)
21 clkbuf 0 i clk/X
24 ------ Fastest Corner ------
26 max fanout
                           Limit Fanout Slack
                            16 17 (VIOLATED)
30 clkbuf_0_i_clk/X
34 max slew violation count 0
35 max fanout violation count 1
36 max cap violation count 0
```




Figure 22: Max fanout violation

Figure 22: Max transition violation

Conclusion

Finally, we run all PnR phases in the spiflash design and reached to 12 ns period which equal operating frequency 80 MHZ the critical path from DFF "_3606_" to the outport "o_qspi_cs_n" the design will give more operating frequency with more powerful optimization engines and more knowledgeable engineer than me.

the end of iteration

Question1

Part1: Arrange the pins.

- I added the parameter FP_PIN_ORDER_CFG
- Pass the file name to it.
- Then put the file in the same directory with the arrangement of pins.

```
pin_order.cfg
     Open ~
                         ____
                                                                                                    gns/wbqspiflash
   1 #N
   2 o_wb_ack
  3 o_wb_stall
4 o_qspi_sck
5 o_qspi_cs_n
6 o_qspi_mod.*
7 o_qspi_dat.*
  9 #5
10 o_wb_data.*
11 o_interrupt
12
13 #E
14 i_clk
15 i_wb_cyc
16 i_wb_data_stb
17 i_wb_ctrl_stb
18 i_wb_we
19 i_qspi_dat.*
20 i_wb_addr.*
22 #W
23 i_wb_data\[\d\]
24 i_wb_data\[\d\d\]
25
26
27
28
29
```

Figure 23: designs/wbqspiflash/pin_order.cfg

Command:

→ (SET:: ENV(FP_PIN_ORDER_CFG) \$::ENV(DESIGN_DIR)/PIN_ORDER.CFG)




Figure 24: Before pin arrangement




Figure 25: After pin arrangement

patr2- The thickness of the vertical and horizontal pins is to be 1x default width.

```
33 set ::env(FP_IO_MODE) 1; # 0 matching mode - 1
34 set ::env(FP_IO_HLENGTH) 2
35 set ::env(FP_IO_VLENGTH) 2
36 set ::env(FP_IO_VEXTEND) -1
37 set ::env(FP_IO_HEXTEND) -1
38 set ::env(FP_IO_VTHICKNESS_MULT) 1
39 set ::env(FP_IO_HTHICKNESS_MULT) 1
40 set ::env(FP_IO_MIN_DISTANCE) 3
41 set ::env(FP_IO_UNMATCHED_ERROR) 1
42
```

Figure 26:configurations/floorplan.tcl

Set FB_IO_VTHICKNESS_MULT and FB_IO_HTHICKNESS_MULT to 1 instead of 2

Part3- The length of the pins is to be 2um.

Set FP_IO_HLENGTH to 2 instead of 4 also FP_VLENGTH to 2




Figure 28: Before modification (4um, x2)




Figure 28:After modification (2um, x1)

Question2:

Edit the power structure to have straps in all metals (met1 to met5):

Firstly, create new grid for the two new stripes (stdcell_grid_2) →

Figure 29:Define new grid.

Secondly, add the two new stripes →

Figure 30:Add the two new stripes.

Thirdly, drop vias between:

- Metal layer 4,5
- Metal layer 2,3
- Metal layer 3 ,4
- Ralis, Metal layer 2

```
131 ################## via between met2 , met3 ##################################
132
      add_pdn_connect
133
         -grid stdcell_grid \
         -layers "$::env(FP_PDN_LOWER_LAYER) $::env(FP_PDN_INTERNAL1_LAYER)"
134
135
136
138
      add_pdn_connect \
139
         -grid stdcell_grid_2 \
         -layers "$::env(FP_PDN_INTERNAL2_LAYER) $::env(FP_PDN_UPPER_LAYER)"
140
141
143
      add_pdn_connect
         -grid stdcell_grid_2 \
-layers "$::env(FP_PDN_INTERNAL1_LAYER) $::env(FP_PDN_INTERNAL2_LAYER)"
144
145
146
147
```

Figure 31:Drop VIAS




Figure 32:The 5 Metal layers in GUI

And change these values in the floorplan configuration. →

Figure 33: Change PDN parameters

Question3

Part1: Edit Placement configurations to achieve the required target.

- PL_TARGET_DENISTY → should be suitable.
- I tried to make it (0.75) to make cells near to each others and save in timing
- But the routing fails and that make much detouring and need more routing resources as the area is congested.

```
STEP 7]
INFO]: Running Global Placement...
STEP 8]
INFO]: Running Placement Resizer Design Optimizations...
ERROR]: during executing openroad script /home/opentools/OpenLane/scripts/openroad/resiger.tcl
ERROR]: Exit code: 1
ERROR]: Evit code: 1
ERROR]: full log: designs/wbqspiflash/runs/final/logs/placement/8-resizer.log
ERROR]: Last 10 lines:
INFO DPL-0035] __2939_
INFO DPL-0035] __2939_
INFO DPL-0035] input53
INFO DPL-0035] input53
INFO DPL-0035] input49
INFO DPL-0035] input49
INFO DPL-0035] input49
INFO DPL-0036] betailed placement failed.
Fror: resizer.tcl, 79 DPL-0036
hild process exited abnormally
```

Figure 34:Detailed placement failed.

Finally, I set it to (0.4) to spread the cells over area and have good IR analysis.

Second parameter:

PL_RESIZER_DESIGN_OPTIMIZATIONS also set to 1 as it makes more optimizations at cells to meet timing.

1 Startpoint: i_wb_addr[1] (input port clocked by i_clk) 2 Endpoint: _3977 (rising edge-triggered flip-flop clocked by i_clk) 3 Path Group: i_clk 4 Path Type: max								p-flop_clocked by i_clk)			
4 Path Typ 5 Fanout 6	e: max Cap	Slew 0.15	Delay 0.00 0.00 4.40	Time Description 0.00 clock i_clk (rise edge) 0.00 clock network delay (ideal)	5 Fano 6 7 8	ut	Cap	0.15	Delay 0.00 0.00 4.40	0.00 cl 0.00 cl 4.40 v in	scription ock i_clk (rise edge) ock network delay (ideal) put external delay
9 10 5 11	0.03	0.07	0.05	4.45 v i wb addr[1] (in) 1 i wb addr[1] (net) 1	1		0.00	0.01 0.01 0.07	0.00 0.00 0.16	4.40 v in 4.56 v in	wb_addr[1] (in) wb_addr[1] (net) put16/A (sky130_fd_sc_hdbuf_2) put16/X (sky130_fd_sc_hdbuf_2)
12 13 2 14 15	0.01	0.07 0.07 0.15	0.33 0.00 0.20	4.45 v 1970 /A (skyl30 fd sc hd or2 2) 4.79 v 1970 /X (skyl30 fd sc hd or2 2) 1600 (net) 14.79 v 2052 /A (skyl30 fd sc hd buf 1) 4.99 v 2052 /A (skyl30 fd sc hd buf 1) 4.99 v 2052 /X (skyl30 fd sc hd buf 1) 1682 (net) 1	.3 .4 .5		0.03	0.07 0.07	0.00 0.28	4.56 v _1 4.84 v _1	t16 (net) 970 /A (sky130 fd sc hd or2 1) 970 /X (sky130 fd sc hd or2 1) 600 (net)
16 8 17 18 19 3	0.03	0.15 0.12	0.00		7 8 9		0.02	0.07 0.09 0.09	0.00 0.18 0.00	5.02 V 2	600 (net) 052 A (sky130 fd sc hd clkbuf 2) 052 X (sky130 fd sc hd clkbuf 2) 052 X (sky130 fd sc hd clkbuf 2) 682 (net) 053 C (sky130 fd sc hd or4b 1)
20 21 22 3	0.01	0.12 0.05	0.00 0.24	4.99 v 2053 // (sky130 fd sc hd or4b_2) 5.69 v 2053 // (sky130 fd sc hd or4b_2) 1683 (net) 2055 // (sky130 fd sc hd and3 2) 5.69 v 2055 // (sky130 fd sc hd and3 2) 5.93 v 2055 // (sky130 fd sc hd and3 2) 5.93 v 3225 // (sky130 fd sc hd and4b_2) 6.21 ^ 3325 // (sky130 fd sc hd and4b_2) 6.21 ^ 3325 // (sky130 fd sc hd and4b_2) 6.21 ^ 3326 // (sky130 fd sc hd o2111a_2) 6.42 ^ 3326 // (sky130 fd sc hd o2111a_2) 6.42 ^ 3333 // (sky130 fd sc hd or4bb_2) 1183 (net) 6.42 ^ 3333 // (sky130 fd sc hd or4bb_2) 1190 (net) 7.04 v 3333 // (sky130 fd sc hd or4bb_2) 1190 (net) 7.27 v 3334 // (sky130 fd sc hd buf_1) 7.27 v 3334 // (sky130 fd sc hd buf_1) 7.27 v 3336 // A (sky130 fd sc hd buf_1) 7.27 v 3367 // A (sky130 fd sc hd buf_1) 7.28 v 3367 // A (sky130 fd sc hd buf_1) 7.53 v 3367 // A (sky130 fd sc hd buf_1)	1 2 3	3	0.01	0.12	0.55	5.57 v _2 5.57 v _2	053_/X (sky130_fd_sc_hdor4b_1) 683_ (net) 055_/A (skv130 fd sc hd and3 1)
23 24 25 1 26	0.00	0.05 0.06 0.06	0.00 0.28 0.00	5.93 v 7325 7 Å N (sky130 fd.sc.hd_and4b_2) 2 6.21 ^ 3325 7 K (sky130 fd_sc.hd_and4b_2) 2 1182 (net) 2 6.21 ^ 3326 7 M (sky130 fd.sc.hd_o2111a 2) 2 2	4 5 6 7		0.01	0.06 0.06 0.06	0.20 0.00 0.25	_1	055"/X (ský130_fd_sc_hd_and3_1) 685_ (net) 325_/A_N (sky130_fd_sc_hd_and4b_1) 325_/X (sky130_fd_sc_hd_and4b_1) 182_ (net)
27 28 2 29	0.01	0.07	0.21	6.42 ^ _3326_/X (sky130_fd_sc_hdo2118_Z) 2 1183 (net) 3333_/D_N (sky130_fd_sc_hdor4bb_2) 3	8 9 10		0.00	0.06 0.10	0.00 0.22	6.02 ^ _3	182 (net) 326/D1 (sky130_fd_sc_hd02111a_1) 326/X (sky130_fd_sc_hd02111a_1) 183_ (net)
31 3 32 33	0.01	0.14 0.14 0.14	0.62 0.00 0.23	7.04 v _3333_/K (sky130_fd_sc_hd_or4bb_2) 1190 (net) 7.04 v _3334 /A (sky130_fd_sc_hd_buf_1) 7.27 v _3334 /K (sky130_fd_sc_hd_buf_1) 3	2 13 14		0.01	0.10	0.00	6.24 ^ _3 6.87 v _3	333_/D_N (sky130_fd_sc_hd_or4bb_2) 333_/X (sky130_fd_sc_hd_or4bb_2) 190 (net)
34 8 35 36 37 8	0.02	0.14 0.17	0.00 0.26		16 17 18	8	0.02	0.14 0.09 0.09	0.00 0.21 0.00	7.08 v _3 7.08 v _3	334/k (sky130_fd_sc_hd_clkbuf_2) 334/x (sky130_fd_sc_hd_clkbuf_2) 191_ (net) 367/A (sky130_fd_sc_hd_buf_2)
38 39 40 1	0.00	0.17 0.03	0.00 0.26	7.53 v _3378_/A2 (sky130_fd_sc_hd_a21o_2) 7.79 v _3378_/X (sky130_fd_sc_hd_a21o_2)	1	8	0.03	0.08 0.08 0.03	0.21 0.00 0.19	7.28 v _3 7.28 v _3	367-/X (ský130-fd_sc_hd_buf_2) 206 (net) 381-/A2 (sky130-fd_sc_hd_a21o_1) 381-/X (sky130-fd_sc_hd_a21o_1)
41 42 43		0.03	8.00	4	14	1	0.00	0.03	0.00	7.47 v _3 7.47 da	185_ (net) 978_/D (sky130_fd_sc_hddfxtp_2) ta_arrival_time
11		0.13	0.00 -0.20 0.00	8.00 clock network delay (ideal) 7.80 clock uncertainty	8			0.15	8.00 0.00 -0.20 0.00	7.80 cl 7.80 cl	ock i clk (rise edge) ock network delay (ideal) ock uncertainty ock reconvergence pessimism 978 /CLK (sky130 fd sc hd dfxtp 2)
49 50 51 52			-0.08	7.72 Tibrary setup time 5 7.72 data required time 5 7.72 data required time 5 7.79 data arrival time 5 5 7.79 data arrival time 5 5	9 0 1 2 3				-0.08	7.72 Ti 7.72 da 7.72 da	brary setup time ta required time ta required time ta arrival time
53 54 55				-0.07 slack (VIOLATED)	5						ack (MET)

Figure 36:PL_RESIZER_DESIGN_OPTIMIZATIONS=0

Figure 36:PL_RESIZER_DESIGN_OPTIMIZATIONS=1

Part2- Edit CTS configurations to achieve the required target.

```
15 # cts defaults
16 set ::env(CLOCK_TREE_SYNTH) 1
17 set ::env(CTS_TARGET_SKEW) 20
18 set ::env(CTS_TOLERANCE) 10
19 set ::env(CTS_SINK_CLUSTERING_SIZE) 25
20 set ::env(CTS_SINK_CLUSTERING_MAX_DIAMETER) 50
21 set ::env(CTS_REPORT_TIMING) 1
22 set ::env(CTS_CLK_MAX_WIRE_LENGTH) 0
```

Figure 37: configurations of CTS

I decreased CTS_TARGET_SKEW (from 200ps to 20ps) and CTS_TOLERANCE (from 100 to 10) to have tight skew and don't make timing violations as I don't have big margin in slack.

Question4

Change DRT_OPT_ITERS variable in routing configuration and report the tradeoff

between reported DRCs and runtime.

DRT OPT ITERS =1 \rightarrow 3.5 minutes (1400 line from violations)

DRT_OPT_ITERS =100 → 8 minutes (0 violations)

```
detailed.drc - /home/opentools/OpenLane/designs/
                                                                 violation type: MetSpc
srcs: net: 0362
bbox = (22.165, 123.72) - (22.455, 123.815) on Layer met1
violation type: Short
srcs: net: 1301 net: 1556
bbox = (3.52, 91.175) - (30.66, 91.405) on Layer met1
violation type: Short
srcs: net: 1301 net: 1556
bbox = (3.52, 91.22) - (30.66, 91.36) on Layer met1
violation type: Short
srcs: net: 1301 net: 1556
bbox = (3.52, 91.22) - (30.66, 91.36) on Layer met1
violation type: MetSpc
srcs: net: 1807
bbox = (28.515, 121.68) - (28.59, 121.775) on Layer met1
violation type: Short
srcs: net: 0366 net:state\[1\]
bbox = (99.96, 15.4) - (100.12, 15.54) on Layer met1
violation type: MetSpc
srcs: net: 1634 net: 1664
bbox = (93.045, 33.76) - (93.08, 33.9) on Layer met1
violation type: MetSpc
srcs: net: 1634 net: 1638
bbox = (124.745, 25.46) - (125.035, 25.555) on Layer met1
violation type: Short
srcs: net: 1634 net: 1638
bbox = (91.24, 33.76) - (91.38, 33.9) on Layer met1
violation type: Short
srcs: net: 0349 net: 0412
bbox = (191.76, 23.56) - (119.9, 23.7) on Layer met1
violation type: Short
srcs: net: 0384 net: 1662
bbox = (126.2 17.44) - (126.34, 17.58) on Layer met1
violation type: Short
srcs: net: 0384 net: 1662
bbox = (130.34, 20.16) - (130.48, 20.315) on Layer met1
violation type: Short
srcs: net: 0385 net: 0438
bbox = (130.34, 20.16) - (130.48, 20.3) on Layer met1
violation type: Short
srcs: net: 0385 net: 0438
bbox = (130.34, 20.16) - (130.48, 20.3) on Layer met1
violation type: Short
srcs: net: 1638 net: 0438
bbox = (150.88, 23.56) - (107.02, 23.7) on Layer met1
violation type: Short
srcs: net: 1673 net: 1678
bbox = (156.88, 23.56) - (107.02, 23.7) on Layer met1
violation type: Short
srcs: net: 1673 net: 1678
bbox = (156.37, 27.7) - (106.56, 31.86) on Layer met1
violation type: Short
srcs: net: 1673 net: 1678
bbox = (156.37, 27.7) - (106.56, 31.86) on Layer met1
violation type: Short
srcs: net: 1673 net: 1678
bbox = (156.37, 27.7) - (106.56, 31.86) on Layer met1
violation type: Short
srcs: net: 1679 net: 1678
bbox = (156.37, 27.7) net: 1678
bbox = (156.37, 27.7) net: 1678
bbox
File Edit Search Preferences Shell Macro Windows
```

Figure 38:detailed.drc

Question 5

- Open the final GDS and LEF of the design using Klayout and clarify the information represented in each view.




Figure 40: LEF bin locations

LEF contains detailed PIN information that is used by PnR tools to guide routing and Metal blockages (OBS section), that represent internal metal shapes of the cell not to be touched by routing.




Figure 41: GDS by Klayout

GDS show all shapes and details.

Question 6

Using Klayout, validate the metals used for pins creation.




Figure 43: Horizontal bins in met3




Figure 42: Vertical bins in met2

Which layer numbers map to met2 & met3?

Met2 69, Met3 70

Question 7

- Validate that the LEF is created with the intended dimensions.




Figure 44: LEF area

The floorplan and the LEF have the same dimensions.

THANK YOU

I am immensely grateful for the opportunity to learn and grow during this internship. I hope I was responsible and any bad act was beyond my control. Your unwavering confidence in me has been truly inspiring. Thank you for shaping my journey into a valuable experience.