

Serial Data Receiver

VHDL Final Project Logic Circuits Design | EEC 242 Group 27

Team Members:

Islam Ibrahim Mohamed	21010247
Ahmed Walid Hassan	21010205
Omar Mohamed AbdelMawgoud	21010887
Mohamed Elsayed Mohamed	21011097
Ahmed Mahmoud Farag	21010184




Background


Serial data transmission is a method of sending data one bit at a time over a communication channel or a wire. This stands in contrast to parallel data transmission, where multiple bits are sent simultaneously over separate channels. Serial transmission has several advantages, including simplicity, reduced cabling, and the ability to transmit data over longer distances.

Serial data transmission is a widely used method for transmitting data. Various standards and interfaces define how serial communication is implemented in different applications.

The operation of serial transmission works through conversion of parallel data to serial data and vice-versa.



In this project we'll be focusing on building a serial data receiver specifically a 7-bit one with a single bit for parity.





The design specifications are as follows:

Input Signals:

- **din** (serial data input): Receives a serial data stream.
- **clock**: A clock signal [new bits are received at the rising edge of the clock].

Data Format:

- Data train consists of ten bits.
- Start Bit: First bit in the data train; when high, it signals the circuit to start receiving data.
- Data Bits: Seven bits following the start bit.
- Parity Bit: Ninth bit; its status must be '0' if the number of ones in the data is even or '1' otherwise.
- Stop Bit: Tenth bit; must be high if the transmission is correct.

Supervision Signals:

- **start_detected**: Set HIGH when the first bit in the register is set to 1.
- **reception_done**: Set HIGH when the last bit in the register is set to 1.
- **parity_xor**: Set to '0' if the number of ones in the data is even otherwise it's set to '1'.

Error Detection:

• An error is detected if either the parity check fails or the stop bit is not '1'.

Data Transfer:

• When reception is finished and no errors are detected, the data stored in internal registers is transferred to the output **data(6:0)**.


Output Signals:

- data(6:0): Parallel data output.
- data_valid: Output signal indicating that the data is valid.
- Err: generated when an error occurs either because the parity is invalid, or the last bit is not 1.


VHDL Code

```
1 library ieee;
 use ieee.std_logic_1164.all;
    entity SerialDataReceiver is
 1
            din, clk: in std_logic;
            data: out std_logic_vector (6 downto 0);
 8
            err: out std_logic;
 9
            data_valid: inout std_logic
10
        ):
11 end SerialDataReceiver;
12
13 architecture beh of SerialDataReceiver is
14
        signal QS: std_logic_vector(9 downto 0) := (others => '0');
15
        signal start_detected: std_logic := '0';
        signal reception_done: std_logic := '0';
17
        signal parity_xor: std_logic;
18 begin
19
        process(clk)
20
        begin
21
            if rising_edge(clk) then
                 if start_detected = '0' and din = '1' then -- Detecting start bit
22
                     start_detected <= '1';
                     QS(0) \leftarrow din;
24
                 elsif start_detected = '1' and reception_done = '0' then -- Data reception
25
26
                     for i in 9 downto 1 loop
27
                         QS(i) \leftarrow QS(i-1);
                     end loop;
28
29
                     QS(0) <= din;
                     if QS(8) = '1' then -- Reception completed
31
                         reception_done <= '1';</pre>
32
33
                         parity_xor \leftarrow QS(1) xor QS(2) xor QS(3) xor QS(4) xor QS(5) xor QS(6) xor QS(7);
35
                     end if;
36
37
38
39
                     elsif reception_done = '1'then
40
41
                             if (QS(0)='1' and (parity_xor= QS(1))) then
42
                             err <= '0';
43
44
                             data_valid <= '1';</pre>
45
                             else
                                 err <= '1';
46
47
                          data_valid <= '0';</pre>
                       end if;
49
                     end if:
50
51
                     if data_valid = '1' or data_valid = '0' then
                             start_detected <= '0';</pre>
53
                             reception_done <= '0';
54
                             qs<= (others =>'0');
56
                     end if;
57
58
59
                     if start_detected = '0' and reception_done <= '0' then
                         err <= 'U':
60
61
                         data_valid <= 'U';</pre>
                     end if;
              end if;
63
64
        end process;
65
66
        data <= QS(8 downto 2) when data_valid = '1' ELSE -- Output the received data
          "UUUUUUU";
67
68 end beh;
```

Schematics [RTL netlist]




Simulation Results



Data Sequence: 0101010


Parity Check: Valid



Data Sequence: 0000000


Parity Check: Valid





Data Sequence: 11111111

Parity Check: Valid



Data Sequence: 0000000

Parity Check: Invalid

Comments

- As observed in the simulation waveforms the data is transferred from the internal registers into the output signals only if the **data_valid** signal goes HIGH.
- When there's an error as in the 4th waveform (due to the parity check being invalid) the output data signals stay in an undetermined state and the **err** signal goes HIGH.
- When the reception is done all the internal registers are set LOW.