


GD4011B • GD4012B

4011B QUAD 2-INPUT NAND GATE

4012B DUAL 4-INPUT NAND GATE


DESCRIPTION — These CMOS logic elements provide the positive input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.

**4011B
LOGIC AND CONNECTION DIAGRAM
DIP (TOP VIEW)**



NOTE:
The SO Package have the same pinouts
(Connection Diagram) as the Dual In-line
Package.

**4012B
LOGIC AND CONNECTION DIAGRAM
DIP (TOP VIEW)**



DC CHARACTERISTICS: V_{DD} as shown, $V_{SS} = 0$ V (See Note 1)

SYMBOL	PARAMETER		LIMITS									UNITS	TEMP	TEST-CONDITIONS See Note 1
			V _{DD} = 5 V			V _{DD} = 10 V			V _{DD} = 15 V					
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
I _{DD}	Quiescent Power	XC			1			2			4	μA	MIN, 25°C	All inputs at 0 V or V _{DD}
					7.5			15			30		MAX	
	Supply Current	XM			0.25			0.5			1	μA	MIN, 25°C	
					7.5			15			30		MAX	

AC CHARACTERISTICS: V_{DD} as shown, $V_{SS} = 0$ V, $T_A = 25^\circ\text{C}$, 4011B only (See Note 2)

SYMBOL	PARAMETER	LIMITS									UNITS	TEST CONDITIONS See Note 2
		V _{DD} = 5 V			V _{DD} = 10 V			V _{DD} = 15V				
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t _{PLH}	Propagation Delay		60	110		25	60		20	48	ns	C _L = 50 pF, R _L = 200 kΩ Input Transition Times ≤ 20 ns
t _{PHL}			60	110		25	60		20	48	ns	
t _{TLH}	Output Transition Time		60	135		30	70		20	45	ns	
t _{THL}			60	135		30	70		20	45	ns	

AC CHARACTERISTICS: V_{DD} as shown, $V_{SS} = 0$ V, $T_A = 25^\circ\text{C}$, 4012B only

SYMBOL	PARAMETER	LIMITS									UNITS	TEST CONDITIONS See Note 2
		V _{DD} = 5 V			V _{DD} = 10 V			V _{DD} = 15V				
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t _{PLH}	Propagation Delay		73	110		33	60		24	48	ns	C _L = 50 pF, R _L = 200 kΩ Input Transition Times ≤ 20 ns
t _{PHL}			85	110		31	60		20	48	ns	
t _{TLH}	Output Transition Time		76	135		37	70		27	45	ns	
t _{THL}			67	135		25	70		17	45	ns	

NOTES

1. Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

TYPICAL ELECTRICAL CHARACTERISTICS

