

► Read - This causes a transfer of info. to the DR from the memory word M selected by the address in AR.

$$DR \leftarrow M(AR)$$

► Write - This causes a transfer of info. from R_1 into the memory word selected by the address in AR.

$$M[AR] \leftarrow R_1$$

$$R_3 \leftarrow R_1 + R_2$$

Arithmetic micro operation -

$$D \leftarrow A + 1$$

$$R_3 \leftarrow R - 1$$

Logic micro op. -

$$F \leftarrow 0 \text{ clear}$$

$$f \leftarrow A \wedge B \quad \text{AND}$$

$$f \leftarrow A \vee B \quad \text{OR}$$

Shift micro op. -

(i) Logical shift

(ii) circular shift

(iii) Arithmetic shift

(i) Logical :-

$$R_1 \leftarrow \text{shl } R_1$$

$$R_2 \leftarrow \text{shr } R_2$$

10010

After Left shift

00100

(ii) Circular :-

$\begin{array}{c} \textcircled{1} \\ 100100 \end{array}$
After left shift
 1001001

$R_2 \leftarrow \text{clif } R_1$
 $R_2 \leftarrow \text{cil } R_2$

(iii) Arithmetic :-

$1001100\textcircled{1}$ (-103)

ARS

11001100 (-52)

ALS

$\begin{array}{c} \textcircled{1} \\ 1011001 \end{array}$ (-39)

10110010 (-78)

$\times 2$

8 bit register \rightarrow | | | | | | | |
left most bit indicates sign

$1 \rightarrow -ve$

* Sign should remain same after
ALS and ARS

These two micro op's specify a 1 bit shift to the left of the content of Re register and a 1 bit shift to the right of the content of register R2.


The registers involved must be same on both sides of the arrow. The bit transferred to the end pos' through the serial input is assumed to be 0 during a logical shift.

The Circular shift circulates the bits of the register around the two ends without the loss of info.

An arithmetic shift is a micro op that shifts a

Signed binary no. to the left or right. An arithmetic shift left multiplies a signed binary no. by 2. An arithmetic right shift divides the no. by 2. Arithmetic shift must be sign bit unchanged b/c the sign of the no. remains the same when it is multiplied or divided by 2. The left most bit in a register holds the sign bit and the remaining bits hold the no.

Arithmetic Logic shift Unit -



S_3	S_2	S_1	S_0	Cin	Op ⁿ
0	0	0	0	0	$f = A$
0	0	0	0	1	$f = A + 1$
0	0	0	1	0	$f = A + B$
0	0	0	1	1	$f = A + B + 1$
0	0	1	0	0	$f = A + \bar{B}$
0	0	1	0	1	$f = A + \bar{B} + 1$
0	0	1	1	0	$f = A - 1$
0	0	1	1	1	$f = A$
0	1	0	0	x.	$f = A^B$
0	1	0	1	x	$f = A \vee B$
0	1	1	0	x	$f = A \oplus B$
0	1	1	1	x	$f = \bar{A}$
1	0	x	x	x	$f = \text{shrl} A$
1	1	x	x	x	$f = \text{shl} A$

 \oplus^n

$$f = A$$

$$f = A + 1$$

$$f = A \vee B$$

$$f = A + B + 1$$

$$f = A^B$$

 $(x) \rightarrow \text{don't care}$

cond.

No carry in case of
logical and shift.


Instead of having individual registers performing the micro-opⁿ directly, computer system employ a no. of registers connected to a ALU. To perform a micro-opⁿ the contained of specified registers are placed in the inputs of the common ALU. The ALU performs an opⁿ & the register of the opⁿ is then transferred to a destination register.

Inputs A_i and B_i are applied to both the arithmetic & logic units. A particular n bits opⁿ is then selected with inputs S_1 and S_0 . A multiplexer at the output chooses b/w an arithmetic output D_i and a logical output in E_i . The data in the multiplexer are selected with inputs S_3 and S_2 . The other two data inputs to the MUX receive inputs A_{i-1} for the right shift opⁿ and A_{i+1} for the left shift opⁿ. The output carry C_{i+1} of a given arithmetic stage must be connected to the input carry C_i of the next stage in sequence. The input carry to the first stage is the C_{in} which provides a selection variable for the arithmetic opⁿ. The first 8 are arithmetic opⁿ and are selected with $S_2 = 0$ and $S_3 = 0$. The next 4 are the logic opⁿ for which $S_2 = 1 \& S_3 = 0$. The input carry has no effect during logic opⁿ and is marked with X. The last 2 opⁿ are shift opⁿ for which $S_3S_2 = 10 \& S_3S_2 = 11$.

UNIT - II
Instruction Code

Date : _____ Page : _____

Stored program Organization,







Memory
4096 × 16


Instruction
program
operands
(data)

Accumulator
AC reg

Indirect address



Direct add.



End of page

An "inst" code is a group of bits that instruct the computer to perform a specific op". It is divided in 2 parts one is address and another is opcode. The opcode code of an inst" is a group of bits that define op" such as ADD, SUB, MUL, DIV. The no. of bits req. for the opcode of an inst" depends on the total no. of operations available in the system. The opcode must consist of atleast n bits for a given 2^n distinct op".

In SPO,

The first part specify the op" to be performed and the second specifies an address.

The memory add. tells the control where to find an operand in memory. This operand is data from memory and uses as the data to be operated on together with the data stored in the processor reg (AC).

for a memory unit with 4096 words, we need 12 bits to specify an address if we store each instruction code in one 16 bit memory word, we have available 4 bits for the operation code to specify 1 out of 16 operations and 12 bits to specify the address of an operand. The operation is performed with the memory operand and the content of AC. If an operation in an instruction code does not need an operand from memory the rest of bits in the inst" can be used for other purposes. for ex:- operation

such as clear AC, complement AC. They do not need

an operand from memory.

→ Indirect address -

When the II part of an inst^n code specify an operand the inst^n is set to have an immediate operand.

When II part specify the address of the operand, the inst^n is set to have a direct address.

When the bits in the II part of inst^n contains the add. of a memory word in which the address of the operand is ^{Called} found in direct add.

One bit of a inst^n code can be used to distinguish b/w a direct and indirect address.

Registers -

- 1) Data reg. → It holds memory operand.
- 2) Address reg. → It holds address for memory.
- 3) Accumulator reg. → Processor reg.
It holds the operand.
- 4) Inst^n reg. → It holds the inst^n code.
- 5) Program counter → It holds the add. of next inst^n to be executed.
- 6) Temporary reg. → It holds temporary data.
- 7) INPR → It holds input character.
- 8) OUTR → It holds output character.

No. of bits	functions of Register
DR - 16	Holds memory operand
AR - 12	Holds address for memory
AC - 16	Processor Register
IR - 16	Holds inst ⁿ code
PC - 12	Holds address of next instruction
TR - 16	Holds temporary data
INPR - 8	Holds input character
OUTR - 8	Holds output character

II Diagram

The no. of wires will be excessive if connections are made b/w the outputs of each register and the input of ^{other} ~~each~~ register. A more efficient scheme for transferring info. in a system wth ~~wit~~ with many registers is to use a common bus. The output of ~~7~~ registers and memory are connected to the common bus. The specific output that is selected for the bus arises at any given time is determined from the binary value of the selection variables S_2, S_1, S_0 . For example, if $S_2 S_1 S_0 = 011$ means Data reg. is selected to place data on the bus. The particular reg. whose load (LD) input is enabled receives the data from the bus during next clock pulse.

The memory places its 16 bit output onto the bus when the read input is activated and $S_2 S_1 S_0 = 111$. The memory receives the content of the bus when its write input is activated.

INPR is connected to provide info. to the bus but OUTR can only receive info. from the bus. This is b/c INPR receives a character from an input device which is then transferred to AC and delivers it to an output device. There is no transfer from outer to any of the ^{other} reg. The 16 lines of the common bus receive info. from six reg. and the memory unit. The bus lines are connected to the inputs of 6 registers and the memory unit. The input ^{data} and output data of the memory are connected to the common bus but the memory add. is connected to AR.

Therefore, AR must always be used to specify a memory address. By using a single reg. for the address we eliminate the need for an add. bus that would have been needed otherwise.

Computer Instⁿ -

15	14	12 11	0
I	Opcode	Address	

opcode =

000-110

→ Memory reference instⁿ

15	12 11	0
0111	Register op ⁿ	

opcode = 111

→ Register reference instⁿ

15	12 11	0
1111	I/O op ⁿ	

OpCode = 111

→ I/O instⁿ

- Commands - (1) Memory reference instⁿ
AND, ADD, LOA, STA, ...
- (2) Register reference instⁿ
CLA, CLE, CMA, ...
- (3) I/O instⁿ
INP, OUT, SON, IOFF, ...

The basic computer has 3 instⁿ code formats, each format has 16 bits. The opcode part of the instⁿ contains 3 bits and the meaning of the remaining 13 bits depends on the operation code encountered.


A memory reference instⁿ uses 12 bits to specify an address and 1 bit to specify the addressing mode I . $I = 0$ for direct address and $I = 1$ for indirect address. The register reference instⁿ are recognized by the opcode 111 with 0 in the leftmost bit of the instⁿ.

A register reference instⁿ specifies an opⁿ on the AC reg. and operand from memory is not needed. Therefore the other 12 bits are used to specify the opⁿ to be executed. An I/O instⁿ does not need a reg. to memory and is recognized by opcode 111 with 1 in the leftmost bit. The type of instⁿ is recognized by the Computer control from the 4 bits in positions 12-15 of the instⁿ.

A computer should have a set of instructions so that the user can construct machine language program to

evaluate any f^n that is known to be computable.
 The set of $inst^n$ are said to be complete, if the computer includes a sufficient no. of instructions in each of the following categories :-

- Arithmetic, Logical and Shift instⁿ.
- Instⁿ for moving info. to and from memory and processor registers.
- Program control instⁿ together with instⁿ that check status conditions.
- I/O instⁿ.




$D_3 T_4 : S \leftarrow 0$

Date:


Page:

Example of control timing signals,




Instruction Cycle


fetch
Decode
Decision
Execute



→ Input - Output
(F)




$[FG1] = 0$ pflag bits



(I) The serial info. from the Keyboard is shifted into the input register INPR. The info. for the printer is stored in the outer reg. These two registers communicate with a commⁿ interface serially and with the AC in parallel. The input reg. INPR consists of 8 bits and hold an input info. The one bit input flag FG1 is a control flip-flop. The flag bit is set to 1 when ^{new} info. is available in the input device and is cleared to 0 when the info. is accepted by the computer. As long as the flag is set, the info. in INPR cannot be changed by striking another key. The computer checks the flag bit, if it is 1, the info. from INPR is transferred in parallel into AC and FG1 flag is clear to 0. Once the flag is cleared new info. can be shifted into INPR. The outer reg. works similarly but the dirⁿ g info. flow is reversed. Initially the output flag FG0 is set to 1. The Computer checks the flag bit, if it is 1, the info. from AC is transferred into OUTR and FG0 is cleared to 0.

The output device accept the info., prints the corresponding character and when the operation is completed, it sets FG10 to 1. The computer does not load a new character into outer. When FG10 is 0 b/s this cond. indicates that the output device is in process of printing the character.



($IEN \rightarrow$ Interrupt enable flag)


When $R = 0$, the computer goes through the $inst^n$ cycle. During the execution phase of the $inst^n$ cycle, IEN is checked by the control if it is 0, it indicates

that the programmer does not want to use the interrupt so control continue with the next $inst^n$ cycle. If IEN is 1, control checks the flagbit, if both flags are zero, it indicates that neither the input nor the output registers are ready for the transfer of info. In this case, control continue with the next $inst^n$ cycle. If either flag is set to 1, while $IEN=1$, flip flop R is set to 1. At the end of execution phase, control checks the value of R, if it is 1 it goes through an interrupt cycle, instead of an $inst^n$ cycle. The return add. available in PC is stored in a specific location where it can be found later when the program returns to the $inst^n$ at which it was interrupted. This location may be processor reg., a memory stack or a specific memory location.

Here, we choose the memory location at address 0, as the place for storing the return address. Control then insert address 1 into PC and clears IEN and R so that no more interruption can occur from the flag until the interrupt request from the flag has been passed.

($4K = 4096$)


Design of basic computer.



- (a) A memory unit with 4096 words of 16 bit each.
- (b) 9 registers \rightarrow PC, AR, INPR, OUTR, DR, AC, LR, MAR, TR.
- (c) 7 flip flops \rightarrow I, S, E, R, EM1, FG11, FG10.
- (d) 2 decoders \rightarrow A 3×8 operation decoder and a 4×16 timing decoder.

- (e) A 16 bit common bus, control logic gates, adder & logic ckt connected to the input of AC.

Design of Accumulator (AC) logic.



$LNR \rightarrow$ increment

$D_0 T_5$	$AC \leftarrow AC \wedge DR$	}
$D_1 T_5$	$AC \leftarrow AC + DR$	
$D_2 T_5$	$AC \leftarrow DR$	
PB_{11}	$AC(0-7) \leftarrow INPR$	
γB_9	$AC \leftarrow \bar{AC}$	
γB_7	$AC \leftarrow Shr AC, AC(15) \leftarrow E$	
γB_6	$AC \leftarrow Shl AC, AC(0) \leftarrow E$	
γB_{11}	$AC \leftarrow 0$	
γB_5	$AC \leftarrow AC + 1$	CLR INR

» Instruction format -

Opcode	Mode	Address
--------	------	---------

- ↳ Single Accumulator organization
- ↳ General register org.
- ↳ Stack org.

①	ADD X	$R_1, R_2, R_3 \rightarrow$ registers
②	ADD R ₁ , R ₂ , R ₃	X → address
	$R_1 \leftarrow R_2 + R_3$	R ₁ → Destination
	ADD R ₁ , R ₂	
	$R_1 \leftarrow R_1 + R_2$	
	MOV R ₁ , R ₂	
	ADD R ₁ , X	
③	PUSH X	

The no. of address fields in the "inst" format of a computer depends on the internal organization of its register. Most computers fall into one of 3 types of CPU org".

$$Q) X = (A+B) * (C+D)$$

Value. ① Three address inst"

ADD #

ADD A,B

A# + A#B

ADD R₁, A, B

ADD R₂, C, D

MUL X, R₁, R₂

$$R_1 \leftarrow M[A] + M[B]$$

$$R_2 \leftarrow M[C] + M[D]$$

$$M[X] \leftarrow R_1 * R_2$$

②

Two address inst"

ADD A,B

ADD C,D

MOV

$$A \leftarrow A+B$$

$$C \leftarrow C+D$$

③ One address inst"

LOAD A

$$AC \leftarrow M[A]$$

ADD B

$$AC \leftarrow AC + M[B]$$

STORE T

$$M[T] \leftarrow AC$$

LOAD C

$$AC \leftarrow M[C]$$

ADD D

$$AC \leftarrow AC + M[D]$$

MUL T

$$AC \leftarrow AC * M[T]$$

STORE X

$$M[X] \leftarrow AC$$

④ Two address inst"

MOV R₁, A

$$R_1 \leftarrow M[A]$$

ADD R₁, B

$$R_1 \leftarrow R_1 + M[B]$$

MOV R₂, C

$$R_2 \leftarrow M[C]$$

ADD R₂, D

$$R_2 \leftarrow R_2 + M[D]$$

MUL R₁, R₂

$$R_1 \leftarrow R_1 * R_2$$

MOV X, R₁

$$M[X] \leftarrow R_1$$

④ zero address inst" (Stack org.)

PUSH A	TOS \leftarrow A
PUSH B	TOS \leftarrow B
ADD	TOS \leftarrow A + B
PUSH C	TOS \leftarrow C
PUSH D	TOS \leftarrow D
ADD	TOS \leftarrow C + D
MUL	TOS \leftarrow (C + D) * (A + B)
POP X	M[X] \leftarrow TOS

inst

Addressing modes -

opcode	mode	address
--------	------	---------

The addressing mode specifies a rule for interpreting the address field of the inst before the operand is actually referred.

➤ Adv. of addressing modes \rightarrow

- (i) To reduce the no. of bits in the address field of the inst.
- (ii) To provide programming versatility to the user by providing such facilities as pointer to memory, indexing of data and program relocation.

(a) Implied mode \Rightarrow In this mode the operands are specified implicitly in the def of the inst.

Ex:- Complement of AC $\rightarrow \bar{AC}$.

(b) Immediate mode \Rightarrow The operand is specified in the inst itself.

(c) Register mode \Rightarrow Operands are in the registers that resides within the CPU.

(d) Register Indirect \Rightarrow Register specifies a register in the CPU whose contents give the address of the operand in the memory.

(e) Auto increment or Auto decrement \Rightarrow It is similar to reg. indirect mode but except that the register is incremented or decremented after or before its value is used.

(f) Direct modes \Rightarrow Operand resides in the memory and its address is given directly by the add. field of the instⁿ.

(g) Indirect add. \Rightarrow The address field of the instⁿ gives the address where the effective add. is stored in memory. A few addressing modes require that the add. field of the instⁿ be added to the content of a specific reg. in the CPU.

$$\text{Effective add.} = \text{add. part of the inst}^n + \text{Content of the CPU reg.}$$

(h) Relative add. \Rightarrow PC + add. part of the instⁿ

(i) Indexed add. \Rightarrow Index reg. + add. part of instⁿ

(j) Base register \Rightarrow add. part + reg.

Ex:- 2 word instⁿ at address 200, 201 is a load to AC, address will contain 500

$$PC = 200$$

$$R = 400$$

$$(XR = 100)$$

→ Indexed reg.

$$AC \sqcap$$

Memory

200	Load to AC mode
201	Add = 500
202	Next Inst ⁿ
399	450
400	700
500	800
600	900
702	325
800	300

Add mode

- 1) Direct
- 2) Immediate
- 3) Indirect
- 4) Relative
- 5) Indexed
- 6) Register
- 7) Register Indirect
- 8) Auto increment
- 9) Auto decrement

Effective Add.

- 500
- 201
- 800
- 702
- 600
-
- 400
- 400
- 399

Content of AC

- 800
- 500
- 300
- 325
- 900
- 400
- 700
- 700
- 450

Data Transfer and manipulation.

Data transfer		Data manipulation	
Load	LD	(1) Arithmetic Inst	
STORE	ST	Increment	INC
MOVE	MOV	Decrement	DEC
EXCHANGE	XCH	Add	ADD
Input	IN	Subtract	SUB
Output	OUT	Multiply	MUL
Push	PUSH	Divide	DIV
Pop	POP	Add with carry	ADD - C
		Subtract with borrow	SUB - B

(2) Logical & bit manipulation

Clear	CLR
Complement	COM
And	AND
Or	OR
Exclusive-OR	XOR
clear carry	CLRC
Set carry	SETC
Complementary	COMC
Enable interrupt	EI

(3) Shift Inst

logical shift right	SHR
logical shift left	SHL
Arithmetic shift right	SHRA
Arithmetic shift left	SHRL


Rotate right ROR
 Rotate left ROL

Rotate right through carry ROR C
 Rotate left through carry ROL C

- Data Transfer instⁿ move data from one place in computer to another without changing the data content.
 The most common transfers are b/w memory and processor registers, b/w processor registers and input/output and b/w the processor registers.
- Data manipulation instⁿ are those that perform arithmetic, logic and shift opⁿ.

Assembler -

(1) First Pass



Location counter (LC)
origin (ORG)

Date :

Page :

- (i) Pseudo
- (ii) MRI
- (iii) Non-MRI
- (iv) Add. symbol

(2) Second Pass

II class

LC $\leftarrow 0$

scan next line of code

Set LC

Done

Pseudo-instrⁿ

Yes

ORG

Yes

NO

NO

END

Yes

NO

Get operation code \$
set bits 2-4

MRI

NO

Valid
non-MRI
instⁿ

Yes

NO

Error
in code

Convert
operand
to binary
in location
given by
LC!

search address symbol table
for binary equivalent of symbol
add.

store binary eq.
of instⁿ in locⁿ
given by LC.

INC LC

set I
bit=1

set I
bit = 0

Assemble all parts of binary
instⁿ and store in locⁿ given
by LC.

* Program for division

Date:

Page:

```
LDA 0002H;  
MOV C,A  
LDA 0003H  
MVI B,00H  
L2: CMP C  
    JC L1  
    SUB C  
    INR B  
    JMP L2  
L1: STA 0003H  
    MOV A,B  
    STA 0004H
```

if $|A| < \text{reg}$ | C = 1
if $|A| = \text{reg}$ | Z = 1
if $|A| > \text{reg}$ | C8 = overflow

when C = 1

Instⁿ size -

(1) 1-Byte instⁿ

Ex:- MOV C, A
 4 bits 8 bits

for 8085

ADD, SUB, INR, DCR

Data transfer instⁿ that copy the content from one reg. or memory into another reg. or memory are 1-byte instⁿ.

A 1-byte instⁿ includes the opcode and the operand in the same byte. Arithmetic and logic instⁿ without ending with letter 'I' are 1-byte instⁿ.

(2) 2-Byte instⁿ

In this, the first byte specifies the opcode and the second byte specifies the operand.

Instⁿ that load or manipulate 8 bit data directly are 2-byte instⁿ.

Instructions ending with letter 'I' except LXI are called 2-byte instⁿ

Ex:- MVI A, Data
8 bit 8 bit

ADI, ANI, ORI


(B) 3-Byte instⁿ

Instⁿ that loads 16 bits or refer to memory add. are 3-byte instⁿ. In 3-byte instⁿ, the first byte specify the opcode and the following 2 bytes specify the 16 bit address. Second byte is the lower order add. and the third byte is higher order address.


Ex:- JMP 2085 H
8 bits 8 bits

LXI, JMP, Conditional jump, CALL.

Microprogrammed Control Organization -



Address sequencing -

Micro-instⁿ format

f ₁	f ₂	F ₃	CD	BR	AD
3	9	3	2	2	7

(CD)

20 bits

BR

- | | |
|----|------|
| 00 | JMP |
| 01 | CALL |
| 10 | RET |
| 11 | MAP |

- 00 - unconditional
- 01 - Indirect add.
- 10 - sign bit of AD.
- 11 - zero

Hardwired, microprogrammed, micro-instⁿ, micro program, control word