


## LOGIC GATES AND COMBINATIONAL LOGIC


- Logic gates are the basic building blocks for forming digital electronic circuitry.
- A logic gate has one o/p terminal and one or more i/p terminals.
- Its o/p would be high (1) or low (0) depending on the digital levels at the i/p terminals.
- Logic gates can be used to design digital systems that will evaluate digital i/p levels and produce a specific o/p response based on that particular logic circuit design.
- The Inverter, AND and OR gates are considered to be the basic logic gates. The NAND and NOR gates are known as universal gates bcoz of this reaso either NAND or NOR gates are sufficient for the realization of any logical expression.

## The Inverter -

Known as NOT gate that performs inversion (complementation).




A	Y
0	1
1	0



Boolean expression

$$Y = \bar{A}$$




Open switch = off switch = logic 0  
closed switch = on switch = logic 1

→ When inverter i/p is low(0), the o/p is high(1), on the other hand, if the i/p is high(1), the o/p is low(0)



## The AND gate -

Buffer  $\rightarrow$  produces the transfer function but does not produce any particular logic operation


This ckt is used merely for power amplification of the signal and is equivalent to 2 inverters connected in cascade.




## The AND gate -




control/strobe  $\rightarrow$





The OR gate -



x	y	f
0	0	0
0	1	1
1	0	1
1	1	1



If either of the i/p signal is high the o/p of the OR gate is high. When both the i/p's are low then o/p of the gate is low.




0 → enable

1 → disable

A	Y
0	0
1	1

A	Y
1	0
1	1



The NAND gate -

NOT- AND operation

Bubbled OR gate.

A B Y

0 0 1

0 1 1

1 0 1

1 1 0

5 A — D — Y =  $\overline{A \cdot B}$   
B

$$= \overline{A} + \overline{B}$$



10 A — O — Y =  $\overline{A} + \overline{B}$   
B



follow commutative but not associative.

15 A — B — C — D — Y =  $\overline{A \cdot B \cdot C}$   
C

$$\overline{A \cdot B}$$

$$= \overline{\overline{A} \cdot \overline{B}} + \overline{C}$$

$$= AB + \overline{C}$$




0 → Disable

1 → enable

0	A	Y
1	0	1


1	A	Y
1	0	0

# The NOR gate - Bubbled AND




10 Not followed associative law.

OR ]  $0 \rightarrow \text{enable}$   
 NOR ]  $1 \rightarrow \text{Disable.}$




Ex-OR gate -




$$5 \quad Y = \overline{AB} + A\overline{B}$$

$$= A \oplus B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0



Acting as Buffer



Acting as Inverter.

15 In Ex-OR both 0 & 1 is fall enable i/p.

$$A \oplus A = 0$$

$$\overline{A}A + A\overline{A} = 0$$

$$A \oplus \overline{A} = 1$$

$$\overline{A}\overline{A} + A \cdot \overline{A} = 1$$

$$20 \quad A \oplus 0 = A$$

$$\overline{A} \cdot 0 + 0 \cdot \overline{A} \cdot 1 = A$$

25 In ExOR gate o/p is 1 when no. of 1's in the i/p is odd no. hence it is known as odd no. of 1's detector.

~~Ex-~~ NOR gate -


$$\begin{array}{c} A \\ B \end{array} \rightarrow D \rightarrow Y = \overline{A \oplus B} = AB + \bar{A} \bar{B}$$

$$= A \odot B$$


$$\begin{aligned} Y &= \overline{A \oplus B} & A & B & Y \\ &= \overline{\bar{A}B + A\bar{B}} & 0 & 0 & 1 \\ &= \left( \overline{\bar{A}B} \right) \cdot \left( \overline{A\bar{B}} \right) & 0 & 1 & 0 \\ &= (\bar{A} + B) \cdot (\bar{A} + \bar{B}) & 1 & 0 & 0 \\ &= (A + \bar{B}) \cdot (\bar{A} + B) & 1 & 1 & 1 \\ &= \overline{A \cdot \bar{A} + AB + \bar{A}\bar{B} + B\bar{B}} \\ Y &= \overline{AB + \bar{A}\bar{B}} \end{aligned}$$

if  $A = B$  then  $Y = 1$

$A \neq B$  then  $Y = 0$



Acting as Inverter




Acting as Buffer

$$A \odot A = 1$$

$$A \odot \bar{A} = 0$$

$$A \odot 0 = \bar{A}$$

$$A \odot 1 = A$$




$$Y = \overline{A} \cdot B$$

$$Y = \overline{\overline{A}B + \overline{A}\overline{B}}$$

$$= AB + \overline{A}\overline{B}$$

$$Y = A \odot B$$

In the ckt shown in fig. to provide o/p  $x = 1$  if ps A, B & C be respectively - ans -




NAND as universal gate-

$$\text{NOT} \rightarrow A \rightarrow \text{D} \odot \rightarrow \overline{A} \cdot A = \overline{A}$$


$$\text{AND} \rightarrow A \rightarrow \text{D} \odot \rightarrow \overline{AB} \rightarrow \overline{AB} \cdot \overline{AB} = AB + AB$$

$$\text{OR} \rightarrow \text{D} \odot \rightarrow \overline{A} \cdot \overline{B}$$


$$\frac{\overline{A+B}}{A \cdot B}$$




NOR -







EX-OR




EX-NOR





NOR as universal -









EX-NOR  $\rightarrow$



EX-OR .



## Alternate symbol -



20

25

Q → use De-Morgan's theorem to convert the boolean expression -

$y = \overline{\overline{A} \overline{B} \overline{C} \overline{D}} + \overline{A} \overline{B} \overline{C} \overline{D}$  to its maxterms form and derive the logic diagram.

5


$$y = (\overline{\overline{A} \overline{B} \overline{C} \overline{D}} + \overline{A} \overline{B} \overline{C} \overline{D})$$

$$= (\overline{\overline{A} \overline{B} \overline{C} \overline{D}}) \cdot (\overline{\overline{A} \overline{B} \overline{C} \overline{D}})$$


$$= (\overline{\overline{A}} + \overline{\overline{B}} + \overline{\overline{C}} + \overline{\overline{D}}) \cdot (\overline{\overline{A}} + \overline{\overline{B}} + \overline{\overline{C}} + \overline{\overline{D}})$$


$$= (A + B + C + D) \cdot (A + B + C + D)$$

10 A B C D




Q what would be the pulse train at the O/P of the XOR gate -






Q → Write the expression for the o/p of figure →, use it to determine T.T.



A	B	Y
0	0	1
0	1	1
1	0	0
1	1	0




Q Given the logical equation

$$Y = (A+BC) \cdot (B+\bar{C}A)$$

find out whether it is possible to design the ckt only one type of gate? if yes design the ckt

$$\begin{aligned}
 \Rightarrow Y &= \overline{(A+BC)} \cdot (B+\bar{C}A) \\
 &= \overline{(A+BC)} + \overline{(B+\bar{C}A)} \\
 &= \overline{\overline{(A+BC)}} \cdot \overline{\overline{(B+\bar{C}A)}} \\
 &= \overline{\overline{A}} \cdot \overline{\overline{BC}} \cdot \overline{\overline{B}} \cdot \overline{\overline{CA}}
 \end{aligned}$$




Realise:

$$Y = (A + C) \cdot (A + \bar{D}) \cdot (A + B + \bar{C}) \text{ using NOR gate}$$

$$= \overline{(A + C)} \cdot \overline{(A + \bar{D})} \cdot \overline{(A + B + \bar{C})}$$

$$= \overline{(A + C)} + \overline{(A + \bar{D})} + \overline{(A + B + \bar{C})}$$



# Digital CKT

combinational  
ckt

sequential ckt

→ present o/p depends  
on only present i/p.

→ NO feedback.

→ NO memory.

→ HA, FA, Mux, Decoder

## ADDERS -

A combinational ckt which performs the addition of 2 binary digits bits is called a half adder. while that performs the addition of 3 bits is a full adder.


HA →

	A	B	Sum	Carry
0	0	0	0	0
0	1	1	1	0
1	0	1	1	0
1	1	0	0	1

$$\text{Sum} = A'B + AB' = A \oplus B$$

$$\text{Carry} = A \cdot B$$

Logic ckt  $\rightarrow$



5

~~HA/ using NAND  $\rightarrow$~~

$$\begin{array}{r} \cancel{A} \cancel{B} + \cancel{A} \cancel{B} \\ \hline \cancel{A} \cancel{B} \quad \cancel{A} \cancel{B} \end{array}$$

10

Full Adder -

it add three bit binary information and gives 2 O/P sum and carry.

	A	B	C	Sum	Carry
15	0	0	0	0	0
	0	0	1	1	0
	0	1	0	1	0
	0	1	1	0	1
20	1	0	0	1	0
	1	0	1	0	1
	1	1	0	0	1
	1	1	1	1	1


25

A	BC	00	01	11	10
0		0	1	0	1
1		1	0	1	0


Sum =  $\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC =$

A	BC	00	01	11	10	$A \oplus B \oplus C$
0		0	1	1	0	
1		1	0	1	1	

Carry =  $AC + AB + BC$



$$\begin{aligned}
 \text{Carry} &= \bar{A}BC + A\bar{B}C + \underline{ABC} + \underline{AB\bar{C}} + ABC \\
 &= \bar{A}BC + A\bar{B}C + AB \\
 &= C(\bar{A}B + A\bar{B}) + AB \\
 &= C(A \oplus B) + AB
 \end{aligned}$$



2 HA & 1 OR gate  $\rightarrow$  full Adder.


### Half Subtractor -

it is a combination ckt having 2 inputs and 2 outputs, one for their difference other for borrow.

A	B	B' Diff.	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{Diff} = \overline{A}B + A\overline{B} = A \oplus B$$

$$\text{Borrow} = \overline{A}B$$



5

Full Subtractor -

Subtract three bit binary information and produces 2 outputs, Difference & Borrow.

	A	B	C	Dif <sup>t</sup>	Borrow
10	0	0	0	0	0
	0	0	1	1	1
	0	1	0	1	1
	0	1	1	0	0
15	1	0	0	1	0
	1	0	1	0	0
	1	1	0	0	0
	1	1	1	1	1


A	B	C	00	01	11	10
0	0	0	0	1	1	0
1	1	0	1	0	0	1

$$\begin{aligned}
 Y &= \overline{A} \cdot B' \cdot C + A' \cdot B \cdot C + A \cdot B' \cdot C' + A \cdot B \cdot C \\
 &= A \oplus B \oplus C
 \end{aligned}$$


25

A	BC	00	01	11	10
0	00	1	0	1	0
1	00	0	0	1	0

$$\text{Borrow} = A'B + A'C + BC$$




$$\begin{aligned}
 \text{Borrow} &= \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C} + \overline{A}BC + ABC \\
 &= \overline{A}B + \overline{A}\overline{B}C + ABC \\
 &= \overline{A}B + (A \odot B) \cdot C
 \end{aligned}$$



## Magnitude comparison -

it is used to know whether a binary no. A is greater than, equal to, or less than another no. B.




10	A	B	X	Y	Z
	0.	0.	1	0	0
	0	1	0	0	1
	1	0	0	1	0
	1	1	1	0	0

1 bit condition comparator  $\Rightarrow$  equal condition - 2  
greater - 1


$$X = \overline{A}\overline{B} + AB = A \odot B$$

$$y = A \overline{B}$$

$$z = \overline{A} B$$



## 2 bit comparators -



$A_1, A_0$	$B_1, B_0$	$X$	$Y$	$Z$
0 0	0 0	1	0	0
0 0	0 1	0	0	1
0 0	1 0	0	0	1
0 0	1 1	0	0	1
0 1	0 0	0	1	0
0 1	0 1	01	0	0
0 1	1 0	0	0	01
0 1	1 1	0	0	01
1 0	0 0	0	1	0
1 0	0 1	0	1	0
1 0	1 0	1	0	0
1 0	1 1	0	0	1
1 1	0 0	0	1	0
1 1	0 1	0	1	0
1 1	1 0	1	0	0
1 1	1 1	1	0	0

1 bit comparator  $\rightarrow 2^1 = 2$  i/p lines.

2 bit comparator  $\rightarrow 2^2 = 4$  i/p lines

greater condition = 6 }  $\Rightarrow 2^{2^n} - 2^n$

lesser condition = 6 }

equal condition = 4  $\Rightarrow 2^4 = 2^n$

2 bit  $X = (A_1 \oplus B_1) \cdot (A_0 \oplus B_0)$

$$Y = (A_1 \bar{B}_1) + (A_1 \oplus B_1) \cdot (A_0 \bar{B}_0)$$

$$Z = (\bar{A}_1 B) + (A_1 \oplus B_1) \cdot \bar{A}_0 B_0$$

3 bit  $X = (A_2 \oplus B_2) \cdot (A_1 \oplus B_1) \cdot (A_0 \oplus B_0)$

$$Y = A_2 \bar{B}_2 + (A_2 \oplus B_2) A_1 \bar{B}_1 + (A_2 \oplus B_2) \cdot (A_1 \oplus B_1) \cdot A_0 \bar{B}_0$$

$$Z = \bar{A}_2 B_2 + (A_2 \oplus B_2) \bar{A}_2 B_1 + (A_2 \oplus B_2) \cdot (A_1 \oplus B_1) \bar{A}_0 \bar{B}_0$$

4 bit  $X = (A_3 \oplus B_3) \cdot (A_2 \oplus B_2) \cdot (A_1 \oplus B_1) \cdot (A_0 \oplus B_0)$

$$Y = A_3 \bar{B}_3 + (A_3 \oplus B_3) A_2 \bar{B}_2 + (A_3 \oplus B_3) \cdot (A_2 \oplus B_2) A_1 \bar{B}_1 +$$

$$(A_3 \oplus B_3) \cdot (A_2 \oplus B_2) \cdot (A_1 \oplus B_1) A_0 \bar{B}_0$$

$$Z =$$


## Multiplexers -

it is a combinational circuit which selects binary info. from one of the many i/p lines and directs it to a single o/p line. That's why it is called a data selector.

Selection line - n

i/p lines -  $2^n$

Selection lines bit combination determine which i/p is selected.



Block diagram

$$n = 2$$

$$i/p = 4$$

TT for 4x1 Mux -


$s_1$	$s_0$	O/P
-------	-------	-----

0	0	<u>I<sub>0</sub></u>
---	---	----------------------


0	1	<u>I<sub>1</sub></u>
---	---	----------------------

1	0	<u>I<sub>2</sub></u>
---	---	----------------------

1	1	<u>I<sub>3</sub></u>
---	---	----------------------



$$Y = \overline{s_1} \overline{s_0} I_0 + \overline{s_1} s_0 I_1 + s_1 \overline{s_0} I_2 + s_1 s_0 I_3$$




Logic diagram


Demultiplexer -

which transmits single I/p inf.  
to one of the many O/p  
line selected by select lines  
is called demultiplexer.


1 x 4 Demux -



$y$	$s_1$	$s_0$	$y_3$	$y_2$	$y_1$	$y_0$
$y_0$	0	0	0	0	0	$I_0$
$y_1$	0	1	0	0	$I_1$	0
$y_2$	1	0	0	$I_2$	0	0
$y_3$	1	1	$I_3$	0	0	0



$4 \times 1 \xrightarrow{3} 2 \times 1 \text{ mux}$



$8 \times 1 \xrightarrow{7} 2 \times 1$

$256 \times 1 \xrightarrow{255} 2 \times 1$

$2^n \times 1 \xrightarrow{2^n - 1} 2 \times 1$


$16 \times 1 \xrightarrow[16=4+1]{5} 4 \times 1$

$64 \times 1 \xrightarrow[64=16+4+1]{2^0+1=2^1} 4 \times 1$

$64 \times 1 \xrightarrow[8+1]{2^5+5} 8 \times 1$


$64 \times 1 \xrightarrow[4+1]{2^4+4} 16 \times 1$

$256 \times 1 \xrightarrow[16+1]{2^5+5} 16 \times 1$



# Mux as universal logic gate -

NOT  $\rightarrow$



AND  $\rightarrow$

$B \quad Y$	$A \quad Y$
0 0	0 0
1 A	1 B


A B Y

0 0 0		
0 1 0		
1 0 0		
1 1 1		

~~$S(A)$~~   $\rightarrow I_1$

$\bar{A}$	0	1
A	2	③

20



$$Y = \bar{S} I_0 + S I_1$$

$$= S$$

$$= \bar{A} \cdot 0 + A \cdot B$$

$$= A \cdot B$$

NAND  $\rightarrow$

A	Y
0 1	
1 B	

A B Y

0 0 1

0 1 1


1 0 1

1 1 0

B Y  
0 1  
1 A


$\bar{A}$  I<sub>0</sub> I<sub>1</sub>  
A ① ②  
1 ③ ④

Camlin Page  
Date / /




NOR -

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0



EX-OR


A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0



EX-NOR -

	A	B	y
A'	0	0	1
0	0	1	0
1	1	1	1

A



$$y = \overline{A} \overline{B} + AB$$

$$= A \odot B$$

Q 10 Implement the following function using MUX  
 $f(x, y, z) = \Sigma (1, 2, 6, 7)$

i) yz as select line.

$$n = 3$$

MUX required -  $2^3 - 1 \times 1 = 4 \times 1$

least significant y, z  $\rightarrow$  select line.

	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	0	
$\overline{x}$	0	1	2	3	$\overline{x}$	$4 \times 1$
x	4	5	6	7	x	
	0	$\overline{x}$	1	x		

	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>		
$\overline{z}$	0	2	4	6	$\frac{2}{2}$	$4 \times 1$
z	1	3	5	7	0	0
z	$\overline{z}$	0	1	1		

$$\begin{aligned}
 \text{O/P} &= \bar{x}\bar{z}x + \bar{x}\bar{y}z + x\bar{y}\bar{z} + xyz \\
 &= \cancel{\bar{x}\bar{y}z} + \cancel{x\bar{y}z} + \cancel{\bar{x}\bar{y}z} + \cancel{x\bar{y}z} + \cancel{x\bar{y}z} + \cancel{\bar{x}\bar{y}z} + \cancel{\bar{x}\bar{y}z} \\
 &=
 \end{aligned}$$

$$\begin{aligned}
 \text{O/P} &= \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xy \\
 &= \cancel{\bar{x}\bar{y}z} + \cancel{\bar{x}y\bar{z}} + \cancel{x\bar{y}\bar{z}} + \cancel{xy\bar{z}} + \cancel{xy\bar{z}} + \cancel{xy\bar{z}} \\
 &=
 \end{aligned}$$

	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
$\bar{z}$	0	①	②	3
$z$	4	5	⑥	⑦
	0	$\bar{z}$	1	$z$

$$\begin{aligned}
 Y &= \bar{x}y\bar{z} + x\bar{y}(z + \bar{z}) + xy\bar{z} \\
 &= \cancel{\bar{x}y\bar{z}} + \cancel{x\bar{y}z} + \cancel{x\bar{y}\bar{z}} + \cancel{xyz} \\
 &=
 \end{aligned}$$



	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
$\bar{y}$	0	①	4	5
$y$	②	3	⑥	⑦
	$y$	$\bar{y}$	$y$	$y$

$$\begin{aligned}
 \text{O/P} &= \bar{x}y\bar{z} + \bar{x}\bar{y}z + xy\bar{z} + xyz \\
 &=
 \end{aligned}$$

Q Implement the following function using MUX  
 $f(x, y, z) = \pi(0, 4, 6, 7)$

$2^{3-1} \times 1$  MUX =  $4 \times 1$  MUX.

5  $f(x, y, z) = \sum(1, 2, 3, 5)$

	$I_0$	$I_1$	$I_2$	$I_3$	
$\bar{x}$	0	②	③	③	
$x$	4	⑤	6	7	
	0	1	$\bar{x}$	$\bar{x}$	$y$ $z$

$$\begin{aligned}
 \text{o/p} &= \bar{y}\bar{z}x_0 + \bar{y}z(x+\bar{x}) + \bar{x}y\bar{z} + \bar{x}yz \\
 &= x\bar{y}z + \bar{x}\bar{y}z + \bar{x}y\bar{z} + \bar{x}yz
 \end{aligned}$$

15 Q The combinational logic circuit shown has an o/p  $y$  find o/p  $y(x, y, z)$



	$I_0$	$I_1$	$I_2$	$I_3$	
$\bar{x}$	0	①	②	③	
$x$	④	⑤	⑥	⑦	

$$y(x_1, y_1, z) = \Sigma (1, 2, 3, 4, 5, 6, 7)$$

$\rightarrow$  4x1 - convert 4x1 MUX to 16x1 MUX.

$$\frac{16}{4} + 1 = 5$$



$$\begin{array}{l} 16 \times 1 \xrightarrow{4+1} 4 \times 1 \\ 64 \times 1 \xrightarrow[16+4+1]{} 4 \times 1 \end{array}$$

$$64 \times 1 \rightarrow 16 \times 1$$

$$\frac{64}{16} = 4 + 1 = 5$$

$$64 \times 1 \xrightarrow[8+1]{} 8 \times 1$$

$$256 \times 1 \xrightarrow[16+1]{} 16 \times 1$$




Implement full Adder using Mux -

$$S(x, y, z) = \sum m(1, 2, 4, 7)$$

$$C(x, y, z) = \sum m(3, 5, 6, 7)$$

sum	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{x}$	0	1	2	3
$x$	4	5	6	7
$x$	$\bar{x}$	$\bar{x}$	$\bar{x}$	$x$

carry	$I_0$	$I_1$	$I_2$	$I_3$
0	1	2	3	
4	5	6	7	
0	$\bar{x}$	$\bar{x}$	$\bar{x}$	1



Implement using all  $4 \times 1$  mux.


$$f(A, B, C, D, E) = \sum_{m=0}^5 (0, 1, 2, 3, 6, 8, 9, 10, 13, 15, 17, 20, 24)$$

$$n = 5$$

MUX  $\rightarrow 2^{5-1} = 16 \times 1$  MUX.

$$16 \times 1 \xrightarrow{5} 4 \times 1$$

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$	$I_8$	$I_9$	$I_{10}$	$I_{11}$	$I_{12}$	$I_{13}$	$I_{14}$	$I_{15}$
A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
A	1	A	A	A	0	A	0	1	A	A	0	0	A	0	A	0



## CODE CONVERSION -

Binary to Gray converter -

$$B_3 \rightarrow G_3 = B_3$$

$$B_3 \oplus B_2 \rightarrow G_2 = B_3 \oplus B_2$$

$$B_2 \oplus B_1 \rightarrow G_1 = B_2 \oplus B_1$$

$$B_1 \oplus B_0 \rightarrow G_0 = B_1 \oplus B_0$$

Gray to Binary -

$G_3 \quad G_2$

1 0 1 1

$\downarrow \oplus \uparrow \oplus \downarrow$

1 1 0 1

$B_3$

20

$$G_3 \rightarrow B_3$$

$$G_2 \rightarrow B_2$$


25

$$G_1 \rightarrow B_1$$

## parallel Binary Address -

A single full adder is capable of adding two 1-bit numbers and an i/p carry. If we need to add binary numbers with more than one bit we require additional full adders. For the addition of 2-bit numbers we need two full adders. Similarly for the addition of 4-bit numbers we need 4 full adders and so on.

## Four-bit parallel Adder -



It consists of 4-bit full adders connected together.


eight most full adder whereas the higher order bits are applied as shown to the successive higher order adders.

- the MSB of the 2 nos are applied to the left most full adder.
- It is also known as ripple carry adder. In this the carry o/p of each full adder is connected to the carry i/p of the next higher order stage. The sum and the o/p carry of any stage cannot be produced until the i/p carry occurs. This process causes a time delay in the addition.

### LOOK ahead carry Adder -

- The ripple carry delay can be eliminated by making use of a method called look ahead carry addition.
- A carry look-ahead adder is a high speed adder which follows a special strategy for quick carry generation at each stage without waiting for the carries of the previous stages.

Let us consider a full adder circuit in block diagram.



$C_0 \rightarrow \text{sum carry}$

0 0 0  
1 1 1 0 0

1 1 0 1 0

for stage 0  $\rightarrow$

$$P_i = A_i + B_i$$

$$G_i = A_i \cdot B_i$$

$$S_i = P_i + C_i \Rightarrow A_i + B_i + C_i$$

$$C_{i+1} = G_i + P_i C_i$$

for stage 01  $\rightarrow S_0 = P_0 + C_0$

$$C_1 = G_0 + P_0 C_0$$

$$A_1 = P_1 + C_1$$

$$= P_1 +$$

$$C_2 = G_1 + P_1 C_1$$

$$= G_1 + P_1 (G_0 + P_0 C_0)$$


$$= G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2$$

$$= G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0)$$

$$= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 Q_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 G_0$$



→ Look Ahead carry adder is fastest adder.

gi → carry generating term

pi → carry propagation term

5 → The q variable can be generated directly from A and B i/p's using AND gates.

→ The p variable are obtained directly from A & B i/p's using EX-OR gates.

10 → Each n function can be implemented with one level of AND gates followed by an OR gate.

→ Each o/p sum requires 2 EX-OR gates.

15 The o/p of 1st EX-OR gate generates pi variable and the AND gate generates the gi variable. The carries are propagated through the carry look ahead generator and applied as i/p's to the second EX-OR gate.

→ No. of n AND gate used in look ahead carry n(n -  $\frac{n(n+1)}{2}$ )

25 → No. of OR gate - n

## BCD Adder -

A BCD adder is a ckt that adds two BCD digits in parallel, using ordinary binary addition and produce a sum digits in BCD.

→ A BCD adder ckt must be able to perform the following -

1) Add 2 4-bit BCD code, using ordinary binary addition.


2) Determine if the sum of this addition is greater than 9, if it is, then add 6 (0110) to this sum and generate a carry to the next significant decimal position.

If the circuitry of a BCD adder must include the correction logic in its internal construction so that the correction can be added in.

from table C can be expressed as -  $C = K + Z_8 (Z_4 + Z_2)$

Binary sumB6D sum

K	$z_3$	$z_4$	$z_2$	$z_1$	C	$s_3$	$s_4$	$s_2$	$s_1$
0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	0	0	1	0
0	0	0	1	1	0	0	0	1	1
0	0	1	0	0	0	0	1	0	0
0	0	1	0	1	0	0	1	0	1
0	0	1	1	0	0	0	1	-1	0
0	0	1	1	1	0	0	1	-1	1
0	1	0	0	0	0	1	0	0	0
0	1	0	0	1	0	1	0	0	1
0	1	0	1	0	1	0	0	0	0
0	1	0	1	1	1	0	0	1	1
0	1	1	0	0	1	0	0	1	0
0	1	1	0	1	1	0	0	1	1
0	1	1	1	0	1	0	1	0	0
0	1	1	1	1	1	0	1	0	1
1	0	0	0	0	1	0	1	1	0
1	0	0	0	1	1	0	1	1	1
1	0	0	1	0	1	1	0	0	0
1	0	0	1	1	1	1	0	0	1



Decoders -

Decoder is a combinational ckt which  
with convert or that accepts ~~of~~  
binary i/p's


that converts binary information from  
n i/p lines to a maximum of  
 $2^n$  unique o/p lines. If the n  
bit decoded information has unused  
or don't care combinations, the

decoder O/P will have less than  $2^n$  O/Ps.


In decoder out of  $2^n$  O/Ps, at a time we get one O/P only.

$n \rightarrow$  no. of I/P lines

$m \rightarrow$  no. of O/P lines



$2 \times 4$  Decoder —




E	A	B	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

$$D_0 = \overline{A} \overline{B} E$$

$$D_1 = \overline{A} B E$$

$$D_2 = A \overline{B} E$$


$$D_3 = ABE$$



enable pins are used to control the operation of decoder.


If enable line is high, the decoder will function normally. If enable line is low, all the outputs will be forced to the low state regardless of the levels at A inputs.

3x8 Decoder.



Q) Implement following function using  
3x8 decoder.

$$f(A, B, C) = \sum m(0, 1, 4, 5, 7)$$




Q) A combinational ckt defined by  
 $f(x_0, x_1, y, z) = x_0' y + z'$  Design the  
ckt with a decoder and external  
gates.

$$f(x_0, x_1, y, z) = x_0' y + z'$$

$$= x_0 y (z + z') + z' (x_0 + x_1) (y + y')$$

<del>Wx</del>	<del>Y<sub>2</sub></del>	00	01	11	10
00	1 <sub>0</sub>	1 <sub>1</sub>	1 <sub>3</sub>	1 <sub>2</sub>	
01	1 <sub>4</sub>	1 <sub>5</sub>	1 <sub>7</sub>	1 <sub>6</sub>	
11	1 <sub>2</sub>	1 <sub>5</sub>	1 <sub>4</sub>	1 <sub>3</sub>	
10	1 <sub>8</sub>	1 <sub>9</sub>	1 <sub>11</sub>	1 <sub>10</sub>	

$$\sum (0, 2, 4, 6, 7, 8, 10, 12, 14, 15)$$




4x16 using 2x4 Decoder

$$m_1 = \frac{16}{4} = 4$$

$$m_2 = \frac{4}{4/4} = 1$$

$$6 \times 64 \xrightarrow{16+4+1} 2x1$$




$$6 \times 64 \xrightarrow{8+1} 8x1$$


$$8 \times 256 \xrightarrow{16+1} ux1$$

5


A



B



10



15

$$2 \times 4 \longrightarrow 5 \times 32$$


$$\frac{32}{4} = 8$$

$$\frac{8}{4} = 2$$

20 10

20

25



Implement half address using  $2 \times 4$  decoder.


Implement full address using  $3 \times 8$

## Encoder -

An encoder is a digital function that produces a reverse operation from that of a decoder.

5 An encoder has  $2^n$  i/p lines and  $n$  o/p lines. The o/p lines generate the binary code for the  $2^n$  i/p variables.


	I/P							O/P			
10	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	x	y	z
	1	0	0	0	0	0	0	0	0	0	0
	0	1	0	0	0	0	0	0	0	0	1
	0	0	1	0	0	0	0	0	0	1	0
	0	0	0	1	0	0	0	0	0	0	1
	0	0	0	0	1	0	0	0	1	0	0
	0	0	0	0	0	1	0	0	0	1	1
15	0	0	0	0	1	0	0	0	1	0	0
	0	0	0	0	0	1	0	0	0	1	0
	0	0	0	0	0	0	1	0	0	1	0
	0	0	0	0	0	0	0	1	0	1	0
	0	0	0	0	0	0	0	1	1	0	0
	0	0	0	0	0	0	0	0	1	1	1



### Priority Encoder -

An encoder is unable to provide an appropriate o/p code if 2 or more i/p lines are activated simultaneously, thus priority encoders can resolve the problem of simultaneous inputs. When the encoder is enabled and 2 or more i/p signals are activated simultaneously, it ignores the low priority inputs and encodes the highest priority i/p.

$3 \times 8 \rightarrow 2 \times 4$



$4 \times 16 \rightarrow 3 \times 8$

