

EPFL - Microcity
RUE DE LA MALADIÈRE 71,
2000 NEUCHÂTEL
SUISSE



Semester Project – Bandgap Reference Voltage

ESPLAB - Electronic and Signal Processing Laboratory

Sommaire

Abstract	ii
1 Principle & Specifications	1
2 Generate a CTAT Voltage	3
2.1 Evolution of V_{BE} with respect to temperature	3
2.2 Bipolar Implementation in CMOS process	4
3 Generate a PTAT Voltage	5
3.1 Using Base-emitter Voltage	5
3.2 Using Gate-source Voltage	6
4 Bandgap Voltage	8
4.1 Current Source - Beta-Multiplier	8
4.2 Single Stage OTA	9
4.3 Overall circuits	9
4.3.1 Bandgap Voltage Reference	9
4.3.2 Sub-1V Bandgap Current and Voltage Reference	9
5 Results after Simulation	10
5.1 Temperature Dependence	10
5.2 Dependence to VDD - PSRR	10
5.3 Simulation Post route	10
Conclusion	11
Annexes	12
A Evolution of V_{BE} with respect to temperature	13
B ANNEXE B	14
C ANNEXE C	15

Abstract

ABSTRACT

Table des figures

1.1	CTAT Voltage Evolution	1
1.2	PTAT Voltage Evolution	1
1.3	General Bandgap Voltage Principle	2
2.1	Base-emitter Voltage Context	3
2.2	Layout of PNP Bipolar Transistor	4
3.1	Generate a PTAT Voltage	5
3.2	Generate a PTAT Current	6
3.3	Generate a PTAT Current with MOS transistor	7
4.1	Beta-Multiplier Current Source	8
4.2	OTA with PMOS differential pair	9

Liste des tableaux

1.1	Voltage Reference Specifications	2
4.1	Beta-Multiplier transistor dimension	8
4.2	OTA transistor dimension	9

1 Principle & Specifications

Voltage references have always been an essential component of any system and consequently an important topic to explore. The last decades thrust toward higher and even total system integration has required all designers to be knowledgeable of this particular topic due to its mixed-signal implications (output impedance, temperature coefficient, etc...)

A general-use (ideal) voltage reference is a circuit used to generate a fixed voltage, V_{ref} , that is independent of the power supply voltage VDD (where $V_{ref} < VDD$), temperature, and process variations. In other words, the ideal reference voltage is independent of PVT. In some cases, we want to design a reference that varies with temperature. For example, if V_{ref} increases with temperature, Fig. 1.2, we say that the reference voltage is proportional to absolute temperature or **PTAT**. If the reference voltage decreases with increasing temperature, Fig. 1.1, the reference is said to be complementary to absolute temperature or **CTAT**.




FIGURE 1.1 – CTAT Voltage Evolution




FIGURE 1.2 – PTAT Voltage Evolution

The **PTAT** and **CTAT** references can be used to design a voltage reference that changes very little with temperature called a bandgap reference. We only need to sum the two voltages with the correct coefficient K (Fig. 1.3).




FIGURE 1.3 – General Bandgap Voltage Principle

Now, we need to find the component, or a characteristic that has a PTAT or CTAT behaviour. We are going to use the usual component, Bipolar and MOS transistor. In one hand, we can notice that the temperature coefficient of (evolution with respect to Temperature) V_{BE} is negative, as well as the V_{GS} of a MOS transistor. In the other hand, we can observe that two bipolar or MOS transistor working at a unequal current densities create a voltage that is proportionnal to $U_T = \frac{kT}{q}$ therefore PTAT voltage (Positive Temperature Coefficient - TC).

The bandgap voltage reference will be used in different block, and for applications with low power consumption. The design will then take into account some specifications related to these applications. We can resume the main specifications of this project in the next table :

	Typ	Maximum	Minimum
Current Consumption	1 μA	3 μA	—
Power Supply Voltage	1.8 V	2 V	1.5 V
Technology	UMC L180UMC L180		

TABLE 1.1 – Voltage Reference Specifications

2 Generate a CTAT Voltage

2.1 Evolution of V_{BE} with respect to temperature

The base-emitter voltage of a bipolar transistors or, more generally, the forward voltage of a pn-junction diode show a negative TC. For a bipolar device such as represented in the Fig. 2.1




FIGURE 2.1 – Base-emitter Voltage Context

$$V_{BE} = \frac{k_B T}{q} \cdot \ln \left(\frac{I_C}{I_S} \right) \quad (2.1)$$

With I_S , the saturation current which depend on the temperature through different characteristic (n_i , μ_0) that depend differently of temperature. In a first calculation, we suppose that the collector current I_C is independent of the temperature. After calculation (details on Appendix ??) we obtain :

$$\frac{\partial V_{BE}}{\partial T} = \frac{V_{BE} - (4 + m)U_T - E_g/q}{T} \quad (2.2)$$

Where $m/\text{approx} - 3/2$ a process parameter, $E_g/\text{approx} 1.12eV$ the bandgap energy of silicon, $U_T = \frac{kT}{q}$ the thermal voltage. The equation 2.2, reveal the dependence of the TC of V_{BE} to the magnitude of V_{BE} itself. We then fix $V_{BE} \approx 700mV$, $T \approx 300K$ and we obtain $\frac{\partial V_{BE}}{\partial T} \approx -1.2mV/K$. In fact, in this part we limit our temperature analysis to the dependence to the first order of temperature which create a second order temperature dependence.

2.2 Bipolar Implementation in CMOS process

The implementation of a bipolar transistor in a CMOS process used here process a lateral bipolar transistor which can be better controlled and processed with a much better accuracy than the vertical bipolar. In fact, during the process, the depth of oxydation in the silicon is controlled with much more difficulty whereas the oxydation of a specific area is much more controlled and processed with a better accuracy. We then use a lateral transistor, processed and layouted as in the Fig 2.2 :




FIGURE 2.2 – Layout of PNP Bipolar Transistor

3 Generate a PTAT Voltage

3.1 Using Base-emitter Voltage

As said in the first chapter, we are going to use two bipolar transistor in two different current densities, and then the difference between their base-emitter voltage produce a voltage which is proportionnal to the thermal voltage, we then have a PTAT voltage.

We are going to use two branches with the same current I , and in one branch we are going to use n identical bipolar transistor and one bipolar transistor in the other branch ($I_{S2} = nI_S$ and $I_{S1} = I_S$).

$$\Delta V_{BE} = V_{BE1} - V_{BE2} \quad (3.1)$$

$$= U_T \ln \left(\frac{I_0}{I_{S1}} \right) - U_T \ln \left(\frac{I_0}{I_{S2}} \right) \quad (3.2)$$

$$= \frac{kT}{q} \cdot \ln(n) \quad (3.3)$$




FIGURE 3.1 – Generate a PTAT Voltage

The precedent structure manipulate a differential voltage, the final idea is to add this voltage to a CTAT voltage which is not possible in a complete structure, so instead of generating a PTAT differential voltage, we generate a PTAT current which we can easily copy in another branch.




FIGURE 3.2 – Generate a PTAT Current

In this structure, we need also use a mechanism that will force $V_{O1} = V_{O2}$, we will use a operational amplifier with a high gain to force the two voltages to be equal.

$$V_{O1} = V_{O2} \quad (3.4)$$

$$V_{BE1} = RI + V_{BE2} \quad (3.5)$$

$$I = \frac{\Delta V_{BE}}{R} \quad (3.6)$$

$$= \frac{\frac{kT}{q} \cdot \ln(n)}{R} \quad (3.7)$$

We obtain finally a PTAT current proportional to the thermal voltage that is easier to sum with a CTAT current or Voltage. Moreover we have two parameter n and R, that we can fix to cancel the negative temperature coefficient.

3.2 Using Gate-source Voltage

We use two transistor M1 and M2, which will operate in weak inversion with two different current densities. This region of operation have quasi the same way of variation than the bipolar transistor, with a exponential dependence of the drain current with respect to the gate-source voltage.

$$I_{DS} = I_{SPECs} \cdot \frac{W}{L} \cdot \exp\left(q \frac{V_{gs} - V_t}{nkT}\right) \quad (3.8)$$

$$I_{SPECs} = 2n\mu_n C_{ox} U_t^2 \quad (3.9)$$

In the same way, we use an Opamp to ensure that the two voltages V_A V_B are equal. We use the same current in the two branches, and we size the transistor M2 m times larger than M1, we then have :

$$V_{GS1} = nU_T \cdot \ln \left(\frac{I_{DS1} \cdot L_1}{I_{SPECs} \cdot W_1} + V_{T0} \right) \quad (3.10)$$

$$V_{GS2} = nU_T \cdot \ln \left(\frac{I_{DS2} \cdot L_2}{I_{SPECs} \cdot W_2} + V_{T0} \right) \quad (3.11)$$

$$\frac{W_2}{L_2} = m \cdot \frac{W_1}{L_1} \quad (3.12)$$

In the same logic we obtain a current I_{R1} which is proportional to ΔV_{GS} , in fact the final theoretical expression of $I_{R1} = \frac{\Delta V_{GS}}{R_1}$ with :

$$\Delta V_{GS} = n \frac{kT}{q} \ln(m) \quad (3.13)$$




FIGURE 3.3 – Generate a PTAT Current with MOS transistor

The final result is very similar to the bipolar "version", except that for the MOS version, ΔV_{GS} is proportionnal to the slope factor, except that this parameter is dependent of the temperature, the variation can be neglected for the dependence of the first order of temperature.

4 Bandgap Voltage

4.1 Current Source - Beta-Multiplier

As we are limited to $3 \mu A$ in current consumption, we are going to limit the current consumption in the current-source to the minimum. We decide then to produce a current of 100 nA that we are going to mirror in the different branches to generate a PTAT and a CTAT voltage. To generate this current, we are going the structure in the Fig 4.1 :




FIGURE 4.1 – Beta-Multiplier Current Source

For such low current, we use the two transistor M1 and M2 in weak inversion, and to obtain a good current mirror with respect to mismatch and have I_{ref} quasi equal to I_{out} we put the transistor M3 and M4 in strong inversion.

$$I_{out} = I_{spec} \cdot \exp\left(\frac{V_G - nV_S - V_{T0}}{nU_T}\right) \quad (4.1)$$

$W_1 = 4 \mu m$	$L_1 = 180 \text{ nm}$
$W_2 = 16 \mu m$	$L_2 = 180 \text{ nm}$
$W_3 = W_4 = 5 \mu m$	$L_3 = L_4 = 250 \text{ nm}$
$W_5 = W_6 = 1 \mu m$	$L_5 = L_6 = 300 \text{ nm}$

TABLE 4.1 – Beta-Multiplier transistor dimension

If we apply this equation to the transistor M1 and M2, with M2 k times larger than M1, we have a simple equation :

$$I_{out} = I_{ref} = \frac{U_T \cdot \ln(k)}{R_S} \quad (4.2)$$




FIGURE 4.2 – OTA with PMOS differential pair

$W_1 = W_2 = \mu m$	$L_1 = L_2 = \mu m$
$W_3 = W_4 = \mu m$	$L_3 = L_4 = \mu m$
$W_5 = \mu m$	$L_5 = \mu m$

TABLE 4.2 – OTA transistor dimension

4.2 Single Stage OTA

4.3 Overall circuits

4.3.1 Bandgap Voltage Reference

4.3.2 Sub-1V Bandgap Current and Voltage Reference

5 Results after Simulation

5.1 Temperature Dependence

5.2 Dependence to VDD - PSRR

5.3 Simulation Post route

Conclusion

Annexes

A Evolution of V_{BE} with respect to temperature

The details of the calculation of the dependence of V_{BE} to temperature. We first develop the temperature dependence :

$$V_{BE} = \frac{k_B T}{q} \cdot \ln \left(\frac{I_C}{I_S} \right) \quad (\text{A.1})$$

$$I_S \propto \mu kT n_i^2 \quad (\text{A.2})$$

$$\mu \propto \mu_0 T^m \quad (\text{A.3})$$

$$n_i^2 \propto T^3 \cdot \exp \left(\frac{E_g}{kT} \right) \quad (\text{A.4})$$

With μ the mobility of the carriers, n_i the intrinsic carrier concentration of silicon and $E_g \approx 1.12\text{eV}$ the bandgap energy of silicon.

We introduce a parameter b , which is a proportionality factor :

$$I_S = bT^{4+m} \cdot \exp \left(\frac{E_g}{kT} \right) \quad (\text{A.5})$$

Once we have developed the expression with respect to T , we start to derive the expression :

$$\frac{\partial V_{BE}}{\partial T} = \frac{\partial U_T}{\partial T} \cdot \ln \left(\frac{I_C}{I_S} \right) + \frac{\partial I_S}{\partial T} \cdot \frac{U_T}{I_S} \quad (\text{A.6})$$

$$\frac{\partial I_S}{\partial T} = b(4+m)T^{3+m} \cdot \exp \left(\frac{E_g}{kT} \right) + bT^{4+m} \left(\exp \left(\frac{E_g}{kT} \right) \right) \cdot \frac{E_g}{kT^2} \quad (\text{A.7})$$

$$\frac{U_T}{I_S} \frac{\partial I_S}{\partial T} = (4+m) \frac{U_T}{T} + \frac{E_g}{kT^2} \cdot U_T \quad (\text{A.8})$$

We obtain finally :

$$\frac{\partial V_{BE}}{\partial T} = \frac{U_T}{T} \ln \left(\frac{I_C}{I_S} \right) - (4+m) \frac{U_T}{T} - \frac{E_g}{kT^2} \cdot U_T \quad (\text{A.9})$$

$$\frac{\partial V_{BE}}{\partial T} = \frac{V_{BE} - (4+m)U_T - E_g/q}{T} \quad (\text{A.10})$$

B ANNEXE B

C ANNEXE C