DG.

IREE CodeGen

Mahesh Ravishankar, Lei Zhang, Hanhan Wang, Ahmed Taei, Thomas Raoux, Nicolas Vasilache

Cerebra Babelfish Device Inference (BDI) team

MLIR Open Design Meeting, 2020-08-20



Goals

- IREE has three backends (as of now)
- o VMLA
- CPU Codegeneration backends
- o GPU
- Vulkan/SPIR-V used to target GPUs.
- Unlike CUDA no great library support for GEMIM, Convs, etc.
- Avoid using black-box components.
- Use/enhance Dialects/Conversions available in MLIR or TF for progressive lowering.

Background

- Input to IREE is an MLIR module in MHLO
- Partitioned into atomic execution units, i.e. dispatch regions
- Scheduled based on dependencies between the dispatch regions 0
- Insert appropriate synchronization between the regions
- Buffer allocation at granularity of dispatch regions
- Single dispatch regions contains operations that can be "fused" together
- On GPU ideally a single kernel

Progressively lowered to CPU/GPU code


Documentations Resources

- Detailed description of codegeneration pipeline https://google.github.io/iree/design-docs/codegen-passes
- Upto date dump of output after each pass in the pipeline https://google.github.io/iree/ir-examples
- MHLO op coverage

 https://google.github.io/iree/xla-op-coverage
- TF Model coverage https://google.github.io/iree/tf-e2e-coverage

pd. 4

Compilation flow




Detailed description of the IREE Code-generation pipeline is here

Running examples

```
%5 = "mhlo.mul"(%3, %4) : (tensor<10x15xf32>, tensor<10x15xf32>) -> tensor<10x15xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          %3 = "mhlo.add"(%0, %1) : (tensor<10x15xf32>, tensor<10x15xf32) -> tensor<10x15xf32>
                                                                                                                                                          %2 = "mhlo.dot"(%0, %1) : (tensor<16x32xf32>, tensor<32x8xf32>) -> tensor<16x8xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            \%4 = "mhlo.broadcast(\%2) : (tensor<15xf32) -> tensor<10x15xf32>
                                                                                                                                                                                                                                                                                                                                                                                  %0 = ... : tensor<10x15xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                       %1 = ... : tensor<10x15xf32>
                                                       %0 = ... : tensor<16x32xf32>
                                                                                                      %1 = ... : tensor<32x8xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         %2 = ... : tensor<15xf32>
                                                                                                                                                                                                                                                                                                                              func @elementwise {
func @gemm() {
```

MHLO To Linalg on Tensors

- Convert MHLO ops that represent element-wise operations to Linalg operations on tensors
- linalg.generic
- o linalg.indexed_generic
- o linalg.tensor_reshape
- mlho.conv, mhlo.dot, mhlo.reduce handled later
- hlo-legalize-to-linalg passinTF(<u>here</u>)



0

Elementwise operation to Linalg on tensors

```
} : (tensor<10x15xf32>, tensor<10x15xf32>) -> tensor<10x15xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             } : (tensor<10x15xf32>, tensor<10x15xf32>) -> tensor<10x15xf32>
                                                                                                                                                                                       %3 = linalg.generic %0 %1 {..[#map0, #map1]..} {
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 %5 = linalg.generic %3 %4 {..[#map0, #map1]..} {
                                                                                                                                                                                                                                                                                                                                     %4 = linalg.generic %2 {..[#map0, #map1]..} {
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 } : (tensor<15xf32>) -> tensor<10x15xf32>
map0 = affine_map<(d0, d1) -> (d0, d1)>
                                                                                                                                                                                                                                                                                                                                                                                  ^bb0(%arg0 : f32, %arg1 : f32):
                                           map1 = affine_map<(d0, d1) -> (d1)>
                                                                                                                                                                                                                                                                                                                                                                                                                                    linalg.yield %arg0 : f32
                                                                                                                                                                                                                                         // add operation
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              // mul operation
                                                                                             func @elementwise() {
```

900.8


Elementwise operation to Linalg on tensors

```
} : (tensor<10x15xf32>, tensor<10x15xf32>) -> tensor<10x15xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 } : (tensor<10x15xf32>, tensor<10x15xf32>) -> tensor<10x15xf32>
                                                                                                                                                                                        %3 = linalg.generic %0 %1 {..[#map0, #map1]..} {
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       %5 = linalg.generic %3 %4 {..[#map0, #map1]..} {
                                                                                                                                                                                                                                                                                                                                         %4 = linalg.generic %2 {..[#map0, #map1]..} {
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  } : (tensor<15xf32>) -> tensor<10x15xf32>
map0 = affine_map<(d0, d1) -> (d0, d1)>
                                                                                                                                                                                                                                                                                                                                                                                    ^bb0(%arg0 : f32, %arg1 : f32):
                                           map1 = affine_map<(d0, d1) -> (d1)>
                                                                                                                                                                                                                                                                                                                                                                                                                                       linalg.yield %arg0 : f32
                                                                                                                                                                                                                                       // add operation
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                // mul operation
                                                                                               func @elementwise() {
```

9.90

Linalg fusion on tensors

- Producer/Consumer fusion RewritePattern
- Fixed point iteration within GreedyPatternRewriter to fuse all producers/consumers that are elementwise ops.
- Smaller op surface area + Linalg0p OpInterface makes the fusion logic very simple
- 4 patterns provides all the functionality needed to achieve elementwise ops + broadcast fusion
- linalg-fusion-for-tensor-ops pass in MLIR (here)




Elementwise operation after fusion

```
%3 = linalg.generic %0, %1, %2 { .. indexing_maps = [#map0, #map0, #map1, #map0] ..} {
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        } : (tensor<10x15xf32>, tensor<10x15xf32>, tensor<15xf32> -> (tensor<10x15xf32>)
                                                                                                                                                                                                                                                                               ^bb0(%arg0 : f32, %arg1 : f32, %arg2 : f32, %arg3 : f32):
map0 = affine_map<(d0, d1) -> (d0, d1)>
                                                                                                                                                                                                                                                                                                                                 %0 = addf %arg0, %arg1 : f32
                                                    map1 = affine_map<(d0, d1) -> (d1)>
                                                                                                                                                                                                                                                                                                                                                                                       %1 = mulf %0, %arg2 : f32
                                                                                                                                                                                                                                                                                                                                                                                                                                                linalg.yield %1 : f32
                                                                                                            func @elementwise() {
```

Tensor to Buffer Conversion

- Tensor ops to linalg buffer ops
- MHLO ops with reduction/window iterator type.
- Linalg op on tensors to Linalg op on buffers.
- Requires buffer allocation in general
- o In IREE happens at dispatch region boundary.
- Avoid additional temporary buffer allocations within dispatch regions.
- iree-codegen-hlo-to-linalg-on-buffers passin IREE (here)



. 6d

Running examples


```
linalg.matmul(%0, %1, %2) : (memref<16x32xf32>, memref<32x8xf32>, memref<16x8xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             } : memref<10x15xf32>, memref<10x15xf32>, memref<15xf32>, memref<10x15xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     linalg.generic %0, %1, %2, %3 {..} {
                                               %0 = ... : memref<16x32xf32>
                                                                                                                                                                                                                                                                                                                                                        %0 = ... : memref<10x15xf32>
                                                                                                                                                                                                                                                                                                                                                                                                   %1 = ... : memref<10x15xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         %3 = ... : memref<10x15xf32>
                                                                                            %1 = ... : memref < 32 \times 8 \times f 32 >
                                                                                                                                      %2 = ... : memref<16x8xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                            %2 = ... : memref<15xf32>
                                                                                                                                                                                                                                                                                                          func @elementwise {
func @gemm() {
```

pg. 13

Linalg to SPIR-V in IREE

Linalg Tiling and Fusion

- Use tiling to map to different levels of processor hierarchy
- One level of tiling: scf.parallel to workgroups
- Second level of tiling: scf.parallel to subgroups
- Map tiled operation to workitems
- Subviews of the tiled operation can be promoted to Workgroup memory
- Fusion
- At tile granularity using linalg on buffers
- Convert to vector dialect and fusion using SSA use-def




DQ.

Example tiling of linalg.matmul operation

```
Workgroup-level linalg.matmul
                                                                                                                                                                                                                                                                                                   Promotion to workgroup memory
                                                                                                                                                                                                                                                                                                                                                                                                                        linalg.matmul %sv1, %sv2, %sv3 : (memref<8x4xf32>, memref<4x8xf32>, memref<8x8xf32>
                                                                                                                                                                  Distributed to workgroups (2D)
                                                                                                                                                                                                                                                                                           %sv1 = subview \%[\%iv0, iv2]
                                                                                                                                                                                                                                                                                                                                     %sv2 = subview %1[%iv2, iv0]
                                                                                                                                                                                                                                                                                                                                                                              %sv3 = subview %2[%iv0, iv1]
                                                                                                                                                                  scf.parallel (%iv0, %iv1) = ...
                                          %0 = ... : memref<16x32xf32>
                                                                                    %1 = ... : memref < 32 \times 8 \times f 32 >
                                                                                                                           %2 = ... : memref<16x8xf32>
                                                                                                                                                                                                             scf.for %iv2 = {
func @gemm() {
```

Distributing to workgroup/workitems

- Inter-tile loops distributed to workgroups
- Second level inter-tile loops distributed to subgroups
- Tiled Linalg operation lowered to loops and distributed to workitems
- Some logic to reduce control overhead when
- Number of iterations <= Number of processors
- Number of iterations == Number of processors
- iree-codegen-convert-to-gpu passinIREE (here)



00.


Matrix-Matrix multiply after distribution

```
Inter-tile k-loop
                                                                                                                                                                                                                                                                                                                                                 Intra-tile k-loop
                                                                                    %4 = "gpu.grid_dim"() {"x"} : index
%5 = "gpu.block_id() {"y"} : index
%6 = "gpu.grid_dim() {"y"} : index
                                                           %3 = \text{"gpu.block\_id"}() \{\text{"x"}\} : index
                                                                                                                                                                                                                                                                                %9 = "gpu.thread_id()"{"x"} :
                                                                                                                                                                                                                                                                                                                %10 = "gpu.thread_id()"{"y"}
                                                                                                                                                                                                                    scf.for %iv0 = {
                                                                                                                                                                                                                                                                                                                                               scf.for %iv1 {
func @gemm() {
```

pg. 18

Conversion to SPIR-V dialect

- Aggregate all the patterns that lower to SPIR-V.
- Standard to SPIR-V
- SCF to SPIR-V
- GPU To SPIR-V (for block_id, thread_id, etc.)
- Points to note
- SPIR-V dialect has its own type system, so better to lower to SPIR-V dialect in one go.
- Some ops (subview) are legalized away before lowering to SPIR-V.




Da.

Linalg to SPIR-V in MLIR

(Alex Zinenko, Stephan Herhut, Alexander Belyaev, Denis Khalikov)

Linalg on Buffers to SPIR-V


- Lowering from Linalg to SPIR-V goes through GPU dialect.
- Models both the host side and device side.
- Can allow for optimizations across host and device
- Propagating to the device side the number of blocks/block size, etc.
- <u>Discourse post</u> has more details



Linalg to LLVMIR in IREE


Progressive lowering Of Linalg to LLVMIR

- Goal: Efficient single core CPU code (Executables).
- LinalgOps are lowered into a loop nest over scalar arithmetic.
- We use MatMulVectorizationStrategy to control generating SIMD code for matrix-matrix multiplication, the strategy does:
- Multi-Level hierarchical tiling of linalg.matmul
- Efficient use of vector ops.
- For the rest of the ops as of now we relies on LLVM auto-vectorization.



IREE CPU Codegen Compilation / Runtime

- Translate LLVMIR dialect to LLVM Bitcode.
- Apply LLVM optimization passes.
- Generate executable for the specific
- LLVM bitcode for jitting runtime
- A Shared library for AOT dylib runtime.



Runtime HAL drivers

pg. 24

Example: Lowering linalg.matmul to LLVMIR

```
linalg.matmul(%0, %1, %2) : (memref<512x512xf32>, memref<512x512xf32>, memref<512x512xf32>
                                  %0 = ... : memref<512x512xf32>
%1 = ... : memref<512x512xf32>
                                                                                                                       %2 = ... : memref<512x512xf32>
func @gemm() {
```

pd. 2

Lowering linalg.matmul to SCF

pg. 26

MatMul Tiling And Vectorization Strategy

```
tilling & vector
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Register level
                                          1 Level of memory
                                                                                                                                                                                                                                                                                                                 2 Level of memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ... = vector.transfer_read ... : memref<32x32xf32, ... vector<4xf32>
                                                                                                                                                                                                                                                                                                                                                                                                                                        %6 = subview %3...: memref<64x64xf32, ... to memref<32x32xf32...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ... = vector.transpose ... : vector<4x4xf32>, vector<4x4xf32>
                                                                                                                                                                                                                                                                                                                                                          tiling
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ... = vector.outerproduct ... : vector<4xf32>, vector<4xf32>
                                                                                                                                                                   %3 = subview %1...: memref<512x512xf32> to memref<64x64xf32...</pre>
                                                                                                                                                                                                                                                                                                                                                                                    scf.for %arg5 = %c0 to %c64 step %c32 {
                                                                                                                                                                                                                                                                                                                               scf.for %arg4 = %c0 to %c64 step %c32 {
                                                                                                                                                                                                                                                                         scf.for %arg3 = %c0 to %c64 step %c32 {
                                                                                                          scf.for %arg2 = %c0 to %c512 step %c64 {
                                                        scf.for %arg1 = %c0 to %c512 step %c64 {
scf.for %arg0 = %c0 to %c512 step %c64 {
```

Lowering To LLVMIR Dialect

```
... = \lvm.insertvalue ... [3, @] : !llvm.struct<(ptr<float>, ptr<float>... Dynamic shape information
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 passed as arguments
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Packed buffer arguments
        Fixed ABI
                                                                                                         !llvm.ptr<struct<(ptr<float>, ptr<float>)>
llvm.func @dispatch_op_name(%arg0: !llvm.ptr<ptr<i8>>, %arg1: !llvm.ptr<i32>) { *
                                                                                                                                                                                                                     %2 = llvm.extractvalue %1[0] : !llvm.struct<(ptr<float>, ptr<float>...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Static shape information
                                                                                                                                                               %1 = llvm.load %0 : !llvm.ptr<struct<(ptr<float>, ptr<float>...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        recovered from IR
                                                                                                                                                                                                                                                                             llvm.mlir.undef : !llvm.struct<(ptr<float>, ptr<float>...
                                                                                                                                                                                                                                                                                                                                                                                         ... = llvm.mlir.constant(512 : index) : !llvm.i64
                                                       %0 = 11vm.bitcast %arg0 : !11vm.ptr<ptr<i8>> to
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          First argument
```

Wrapping up

Current status

- Models
- Vision models: MobileNetV2, ResNet50
- Language models: <u>MT Encoder</u>, <u>Hotword</u>
- Platforms
- Android : AArch64 CPU + Mali/Adreno GPU
- Linux/Windows: CPU + GPU (NVIDIA, and AMD)
- Latency optimization
- Matmul codegeneration strategy on CPUs with Vector Dialect
- Matmul codegeneration on GPUs with Vector Dialect + spv.CooperativeMatrixMulAddNV
- Proof of concept for dynamic shape (static rank) codegeneration

pg. 30

Next steps

- Integrate efficient Matmul code generation strategy into IREE pipeline
- Fusion of Matmul operations with other operations
- Elementwise
- Reductions
- o (any more?)
- Convolution code generation (anyone?)

MLIR infrastructure makes this all possible!

99.3