Code Analysis Of RISC-V P extensions in QEMU

QEMU 中的 RVP 代码分析

主讲人: 卢睿博

PLCT 实验室

February 24, 2021



イロナイ御ナイミナイミナー

致谢

本文档基于 Liu Zhiwei from T-head 先生的代码:

CodeBy

From: IIU 7hiwei

Subject: [PATCH 00/38] target/riscv: support packed extension v0.9.2

Date: Fri, 12 Feb 2021 23:02:18 +0800

十分感谢 Liu 先生的贡献!!

同时感谢老师们在分析过程中给予的帮助

Copyright (c) 2021 T-Head Semiconductor Co., Ltd. All rights reserved.

目录

目录


- 1 Introduction Of P
- 2 CPU 配置
- 3 trans
 - 抉择
 - 示例
- 4 helper function
 - Introduction
 - 例子
- 5 References

目录

- 1 Introduction Of P
- 2 CPU 配置
- 3 trans
 - 抉择
 - 示例
- 4 helper function
 - Introduction
 - 例子
- 5 Reference

引入

- 提供 fine grain parallelism,即 小碎数据的并行操作.
- 用于 DSP 数字图像处理
- 传统处理器-浪费高位
- 低功耗和高性能




SIMD=Single Instruction Multiple Data

Wikipedia

采用一个控制器来控制多个处理器,同时对一 组数据分别执行相同的操作从而实现在空间上 并行性的技术

- Intel 的 SSE, AMD 的 3D Now! 指令集和 使用 OpenCL, CUDA 定义的 GPU
- P和V扩展在弗林分类法中都属于 SIMD



Packed-SIMD

Packed

- Packed: serveral of the same type put into one lump
- 整体性: 指代数据已经打包好, 或本身就是数组类型的
- 节约性: 通过细分了现有的寄存器, 合理复用宽数据通路
- 一致性:数据的操作是相同且同时进行的

The proposed P instruction set extension increases the DSP algorithm processing capabilities of the RISC-V CPU IP products



P & V

数据级并行方案

P-ext < V-ext

- 利用现有寄存器
- 分解寄存器
- ■增量设计

- 添加向量寄存器
- 分解 + 组合
- 丰富的灵活性

本文涉及代码的大部分借鉴自 vector 的相关代码 如果有额外的资源来进行并行计算,向量架构通常是更好的选择,设计者更应 使用 RVV 扩展 -RISC-V-READER



- 如何配置并启用命令行中的 P 扩展? target/riscv/cpu.c
- 如何合理分组并选择指令转换的方向 target/riscv/insn_trans/trans_rvp.c.inc
- 3 如何设计指令执行的具体逻辑 target/riscv/packed_helper.c



目录

- 2 CPU 配置
- - 抉择
 - 示例
- - Introduction
 - 例子

- 1 x-p 为 p 扩展测试版, 默认关闭
- 2 pext-spec 存储 P 扩展的版本号
- 3 Zp64 扩展默认开启
- 4 命令行示例:-cpu rv64,x-p=true,Zp64=true,pext_spec=v0.9.2



CPU 实现 target/riscv/cpu.c

```
riscv cpu realize(DeviceState *dev, Error **errp)
     int pext version = PEXT VERSION;
     set pext version(env, pext version);
     if (cpu->cfq.ext p)
 5
        target misa |= RVP;
        if (cpu->cfq.pext spec)
           if (!g_strcmp0(cpu->cfg.pext_spec, "v0.9.2")
8
              pext version = PEXT VERSION:
9
           else
10
              error_setg(errp, "版本不支持");
11
              return:
12
        else
13
           qemu loq("请使用默认值 v0.9.2\n");
14
        if (!cpu->cfg.ext p64 && env->misa == RV64)
15
           error_setg(errp, "Zp64会被包含在RV64");
16
           return:
17
        set pext version(env. pext version):
```

CPU 实现 target/riscv/cpu.c

- P 版本 v0.9.2
- 2 是否开启 P
- 版本是否正确
- 4 p64与RV64
- RV64 下开启 P 会自动开启 Zp64

```
riscv cpu realize(DeviceState *dev, Error **errp)
     int pext version = PEXT VERSION;
     set pext version(env, pext version);
     if (cpu->cfq.ext p)
        target misa |= RVP;
        if (cpu->cfq.pext spec)
           if (!g_strcmp0(cpu->cfg.pext_spec, "v0.9.2")
              pext_version = PEXT_VERSION;
8
           else
10
              error_setg(errp, "版本不支持");
11
              return:
12
        el se
13
           gemu log("请使用默认值 v0.9.2\n"):
14
        if (!cpu->cfg.ext p64 \&\& env->misa == RV64)
15
           error setg(errp, "Zp64会被包含在RV64"):
16
           return:
17
        set pext version(env, pext version):
```

trans

- 1 Introduction Of P
- 2 CPU 配置
- 3 trans
 - 抉择
 - 示例
- 4 helper function
 - Introduction
 - 例子
- 5 Reference

抉择

指令转译的抉择

指今转译的速度和可信度

- 1 qemu 内部定义的 gvec 操作- tcg_gen_gvec_
- 2 v 扩展和整型操作中已经定义的函数
- 3 利用 tcg 操作的组合
- 4 自己定义的代码逻辑

所造成抉择

- 1 涉及 reg!=0
- 2 RV32 or **RV64**
- 3 是否可以借助已定义的函数

- 不需要调用 hlper 的内联函数
- NAME: 指令名称
- GSUF:gvec 函数名称
- VECE:vector element size。
 log2 bytes= 操作数大小为
 8«VECE
- FN:已定义的函数

```
static inline bool
    r inline(DisasContext *ctx, arg_r *a, uint8_t vece,
             GenNoZero64Fn *f64, GenNoZero32Fn *f32,
             GenZeroEn *fn)
45
        if (!has_ext(ctx, RVP)) {
46
             return false:
48
        if (a->rd && a->rs1 && a->rs2) {
    #ifdef TARGET RISCV64
50
             f64(vece, offsetof(CPURISCVState, gpr[a->rd]),
                offsetof(CPURISCVState, gpr[a->rs1]),
                offsetof(CPURISCVState, gpr[a->rs2]),
  ~ #else
             f32(cpu gpr[a->rd], cpu gpr[a->rs1], cpu gpr[a->rs2]);
    #endif
        l else {
58
            fn(ctx, a);
60
        return true:
    /* Complete inline implementation */
    #define GEN_RVP_R_INLINE(NAME, GSUF, VECE, FN)
    static bool trans ##NAME(DisasContext *s, arg r *a)
66
        return r_inline(s, a, VECE, tcg_gen_gvec_##GSUF,
                        tcg gen simd ##NAME, (GenZeroFn *)FN);
69
```

示例

示例 1 insn_trans/trans_rvp.c.inc

- GEN_RVP_: 宏定义 缩减参数, 简化内容
- r_inline: 内联函数 简化开销,智能选择调用方向
- f64:gvec 函数
- f32: 自己定义函数
- fn: 已定义函数

```
static inline bool
    r inline(DisasContext *ctx, arg_r *a, uint8_t vece,
             GenNoZero64Fn *f64, GenNoZero32Fn *f32,
             GenZeroEn *fn)
        if (!has ext(ctx, RVP)) {
             return false:
        if (a->rd && a->rs1 && a->rs2) {
    #ifdef TARGET RISCV64
             f64(vece, offsetof(CPURISCVState, gpr[a->rd]),
                offsetof(CPURISCVState, gpr[a->rs1]),
                offsetof(CPURISCVState, gpr[a->rs2]),
  .. #olco
            f32(cpu gpr[a->rd], cpu gpr[a->rs1], cpu gpr[a->rs2]);
56
    #endif
        | else {
            fn(ctx, a);
60
        return true:
    /* Complete inline implementation */
    #define GEN_RVP_R_INLINE(NAME, GSUF, VECE, FN)
    static bool trans ##NAME(DisasContext *s, arg r *a)
66
        return r_inline(s, a, VECE, tcg_gen_gvec_##GSUF,
                        tcg gen simd ##NAME, (GenZeroFn *)FN);
69
```

示例

示例 1 insn_trans/trans_rvp.c.inc

- VECE: **1**=> 16=8«1
- \blacksquare f64: tcg_gen_gvec_add
- f32: tcg_gen_simd_add16 mask: 提取-> 相加-> 组合
- fn: trans_add

```
static void tcg_gen_simd_add16(TCGv d,TCGv a,TCGv b)
 2
        TCGv t1 = tcg_temp_new();
        TCGv t2 = tcq temp new():
        tcg gen andi tl(t1, a, ~0xffff):
        tcg_gen_add_tl(t2, a, b);
        tcg_gen_add_tl(t1, t1, b);
        tcg_gen_deposit_tl(d, t1, t2, 0, 16);
10
11
        tca temp free(t1):
        tcg_temp_free(t2);
12
13
14
     GEN_RVP_R_INLINE(add16, add, 1, trans_add);
```

示例

示例 1 insn_trans/trans_rvp.c.inc

- vece:vec element
- ofs: offset
- sz: size
- MO_i= 8«i
- gvec_3
- RV64 支持

```
void tcg gen gvec add(unsigned vece, uint32 t dofs, uint32 t aofs,
 2
                      uint32 t bofs, uint32 t oprsz, uint32 t maxsz)
 3
 4
        static const GVecGen3 q[4] = {
 5
           { .fni8 = tcg gen vec add8 i64,
 6
             .fniv = tcg gen add vec,
             .fno = gen helper gvec add8,
 8
             .opt opc = vecop list add,
 9
             .vece = M0.8},
10
           { .fni8 = tcg gen vec add16 i64,
11
             .fniv = tcg gen add vec,
12
             .fno = gen helper gvec add16,
13
             .opt opc = vecop list add,
14
             .vece = M0 16 },
15
           { .fni4 = tcg gen add i32,
16
             .fniv = tcg gen add vec,
             .fno = gen helper gvec add32,
18
             .opt_opc = vecop_list_add,
             .vece = M0 32 }.
19
           { .fni8 = tcg gen add i64.
21
             .fniv = tcg_gen_add_vec,
22
             .fno = gen helper gyec add64.
23
             .opt opc = vecop list add.
24
             .prefer i64 = TCG_TARGET_REG_BITS == 64,
25
             .vece = M0 64 }. }:
26
        tcg debug assert(vece <= MO 64):
27
        tcg gen gyec 3(dofs, aofs, bofs, oprsz, maxsz, &g[vece]):
```

示例

示例 2 insn_trans/trans_rvp.c.inc

- 调用 helper 的外联函数
- gen_helper_name:
 packed_helper.c
- tcg_temp_new: 声明新的 tcg 变量
- gen_get_gpr 给 tcg 变量赋 reg 值
- gen_set_gpr 将结果取出,存入 rd
- tcg_temp_free 释放 tcg 变量

```
typedef void gen helper rvp r(TCGv, TCGv ptr, TCGv, TCGv);
 2
     static inline bool r ool(DisasContext *ctx, arg r *a,
            gen helper rvp r *fn)
        TCGv src1, src2, dst;
        if (!has ext(ctx, RVP)) {
           return false;
        src1 = tcg temp new();
10
        src2 = tcg temp new();
        dst = tcg temp new();
13
        gen get gpr(src1, a->rs1);
14
        gen get gpr(src2, a->rs2);
15
        fn(dst, cpu env, src1, src2);
16
        gen set gpr(a->rd, dst);
17
18
        tca temp free(src1):
19
        tca temp free(src2):
20
        tcg_temp_free(dst);
21
        return true;
22
     #define GEN RVP R OOL(NAME) \
23
24
     static bool trans ##NAME(DisasContext *s, arg r *a) \
25
     { \
        return r_ool(s, a, gen_helper_##NAME); \
26
```

示何

示例 3 insn_trans/trans_rvp.c.inc

- shift 函数
- extrl: 提取低位 gvec 要求 TCGv_i32
- andi: 立即数与 提取 VECE 长
- mask: 掩码 (8 « VECE) - 1
- rvp_shift_ool
 见下页

```
static inline bool
     rvp shift(DisasContext *ctx, arg r *a, uint8 t vece,
             GenGvecShift *f64, gen helper rvp r *fn,
 4
             uint8 t mask)
        if (!has ext(ctx, RVP))
           return false;
     #ifdef TARGET RISCV64
        if (a->rd && a->rs1 && a->rs2) {
10
           TCGv i32 shift = tcg temp new i32();
           tcg_gen_extrl_i64_i32(shift, cpu_gpr[a->rs2]);
12
           tcg gen andi i32(shift, shift, mask);
13
           f64(vece, offsetof(CPURISCVState, gpr[a->rd]),
              offsetof(CPURISCVState, gpr[a->rs1]),
14
15
              shift, 8, 8);
           tcq temp free i32(shift);
16
17
           return true;
18
19
     #endif
20
        return rvp shift ool(ctx, a, fn, mask):
21
22
     #define GEN RVP SHIFT(NAME, GVEC, VECE) \
23
     static bool trans ##NAME(DisasContext *s, arg r *a) \
24
     { \
25
        return rvp_shift(s, a, VECE, GVEC, gen_helper_##NAME,\
26
                     (8 << VECE) - 1): \
27
```

示例

示例 3 insn_trans/trans_rvp.c.inc

- rvp_shift_ool
- andi: 立即数与 提取 VECE 长
- fn: 调用 helper 例: gen_helper_sra16

```
/* 16-bit Shift Instructions */
     static bool rvp shift ool(DisasContext *ctx, arg r *a,
                         gen helper rvp r *fn, target ulong
                                 mask)
 4
 5
        TCGv src1, src2, dst;
        src1 = tcg temp new();
        src2 = tcg_temp_new();
        dst = tcg temp new():
11
        gen_get_gpr(src1, a->rs1);
        gen_get_gpr(src2, a->rs2);
13
        tcg_gen_andi_tl(src2, src2, mask);
14
15
        fn(dst, cpu_env, src1, src2);
16
        gen set gpr(a->rd, dst):
18
        tcq temp free(src1):
19
        tcq temp free(src2):
20
        tcg_temp_free(dst);
21
        return true:
22
```

示值

示例 4 insn_trans/trans_rvp.c.inc

- shifti 函数
- OP: 对应的 shift 调用 shift 函数
- shamt: 立即数
- tcg_const_tl: 声明 tl 长的立即数

```
static bool rvp shifti ool(DisasContext *ctx, arg shift *a,
                          gen helper rvp r *fn)
 2
 3
        shift = tcq const tl(a->shamt);
        fn(dst, cpu env, src1, shift);
 6
     static inline bool
     rvp shifti(DisasContext *ctx, arg shift *a,
             void (* f64)(TCGv i64, TCGv i64, int64 t),
10
             gen helper rvp r *fn) {
        if (!has ext(ctx, RVP)) {
           return false;
13
14
     #ifdef TARGET RISCV64
15
        if (a->rd && a->rs1 && f64) {
16
           f64(cpu gpr[a->rd], cpu gpr[a->rs1], a->shamt);
           return true;
18
     #endif
19
        return rvp shifti ool(ctx, a, fn):
21
     #define GEN RVP SHIFTI(NAME, OP, GVEC) \
23
     static bool trans ##NAME(DisasContext *s, arg shift *a) \
24
     { \
25
        return rvp_shifti(s, a, GVEC, gen_helper_##0P); \
26
     GEN RVP SHIFTI(srai16, sra16, tcg gen vec sar16i i64):
```

示例

示例 5 insn_trans/trans_rvp.c.inc

- D64 函数
- RV64=>r_ool 不需要操作
- ext_p64:Zp64
- extrl/h: 提取低/高位
- rd+1: 放入相邻 reg

```
static inline bool
     r d64 ool(DisasContext *ctx, arg r *a,
             void (* fn)(TCGv i64, TCGv ptr, TCGv, TCGv))
 4
     #ifdef TARGET RISCV64
 6
        return r ool(ctx, a, fn):
     #else
        if (!has ext(ctx, RVP) || !ctx->ext p64) {
           return false:
10
        }
12
        fn(dst, cpu_env, src1, src2);
14
        low = tca temp new i32():
15
        high = tcg temp new i32():
        tcg gen extrl i64 i32(low, dst):
16
17
        tcg gen extrh i64 i32(high, dst):
18
        gen set gpr(a->rd, low):
19
        gen set gpr(a->rd + 1, high):
20
        tcg temp free i32(low):
21
        tcg temp free i32(high);
22
        return true;
23
     #endif
24
```

示例

总结 insn_trans/trans_rvp.c.inc

- 所有定义
- R:3 操作数
- R2:2 操作数
- R4:4 操作数
- OOL:Out Of Line
- D64:Destination 64
- S64:Source 64
- SHIFTI:shift imm
- ACC:accumulate destination register

```
GEN RVP R INLINE(NAME, GSUF, VECE, FN):
     // add16 sub16 add8 add32 sub32
     GEN RVP R OOL(NAME):
     GEN RVP SHIFT(NAME, GVEC, VECE):
     GEN RVP SHIFTI(NAME, OP, GVEC):
     GEN RVP R D64 OOL(NAME):
     GEN RVP R2 OOL(NAME):
     GEN RVP R ACC OOL(NAME):
     GEN RVP R D64 S64 OOL(NAME):
10
     GEN RVP R D64 S64 S64 OOL(NAME):
     GEN RVP R D64 ACC OOL(NAME):
12
     GEN RVP R S64 OOL(NAME):
13
     //wext
14
     GEN RVP SHIFTI S64 OOL(NAME, OP):
15
     GEN RVP R4 OOL(NAME):
     // bpick
```

目录

- 1 Introduction Of F
- 2 CPU 配置
- 3 trans
 - 抉择
 - ■示例
- 4 helper function
 - Introduction
 - 例子
- 5 Reference

Introduction

介绍

思想

- 灵活性: 要适应大端机器和 RV32, RV64
- 扩张性: 利用更长的运算保留进位
- 循环法: 因为一致性,将指令分解为多个相同微操作



Introduction

灵活性

针对大端数据的适应

Х	H1	H2	H4
0	7	3	1
1	6	2	0
2	5	1	3
	4	0	2
4 5	3	7	
5	2	6	4
6	1	5	7
7	0	4	6

```
1 #ifdef HOST_WORDS_BIGENDIAN
2 #define H1(x) ((x) ^ 7)
3 #define H2(x) ((x) ^ 3)
4 #define H4(x) ((x) ^ 1)
5 #define H8(x) ((x))
```

Introduction Of P CPU配置 trans helper function Reference

Introductio

PackedFN

```
// 将指令分为 可循环不可循环两类
typedef void PackedFn3i(CPURISCVState *, void *, void *, void *, uint8_t);
typedef void PackedFn3i(CPURISCVState *, void *, void *, void *);
typedef void PackedFn3i(CPURISCVState *, void *, void *, uint8_t);
typedef void PackedFn4i(CPURISCVState *, void *, v
```

PackedFN< x>[i]: x 指操作数的数量, i 指代是否还有循环变量循环变量 i 的类型: $uint8_t$

例

示例 1 target/riscv/packed_helper.c

- 最普遍
- NAME: 操作名称
- STEP: 步长 有的函数是多个 SIZE 为一组 进行的
- SIZE: 操作数大小 以 byte 为单位,1=8,2=16
- passes: 循环数 target_ulong 灵活适配 RV32/64

```
/* Define a common function to loop
            elements in packed register */
     static inline target ulong
     rvpr(CPURISCVState *env, target ulong a,
             target ulong b.
 4
         uint8_t step, uint8_t size,
               PackedFn3i *fn)
        int i, passes = sizeof(target ulong)
               / size;
        target ulong result = 0;
        for (i = 0; i < passes; i += step) {
10
           fn(env, &result, &a, &b, i);
11
12
        return result;
13
14
     #define RVPR(NAME, STEP, SIZE) \
     target ulong HELPER(NAME)(CPURISCVState
            *env, target ulong a, \
16
                         target ulong b) \
     { \
17
18
        return rvpr(env, a, b, STEP, SIZE, (
               PackedFn3i *)do ##NAME);\
19
20
     RVPR(kadd16, 1, 2):
```

例

示例 1-1 target/riscv/packed_helper.c

- 两种实例化
- sadd:v 操作 vector_helper.c
- 0:vxrm
- cras16: 交叉运算 16=8*2=>H2 一组两个
- ave: 非计算操作 sizeof(target_ulong)

```
static inline void do kadd16(CPURISCVState *env, void *
            vd. void *va.
                           void *vb, uint8 t i)
        int16 t *d = vd, *a = va, *b = vb:
        d[i] = sadd16(env, 0, a[i], b[i]):
     RVPR(kadd16, 1, 2):
     static inline void do cras16(CPURISCVState *env, void *
            vd. void *va.
10
                           void *vb, uint8 t i)
11
        uint16 t *d = vd, *a = va, *b = vb;
12
        d[H2(i)] = a[H2(i)] - b[H2(i + 1)];
13
14
        d[H2(i + 1)] = a[H2(i + 1)] + b[H2(i)];
15
16
     RVPR(cras16, 2, 2);
18
     RVPR(ave, 1, sizeof(target ulong));
```

0000

例日

示例 1-2 target/riscv/packed_helper.c

- ■扩张性
- int16_t->int32_t->int64 t

0000

例

示例 1-3 target/riscv/packed_helper.c

- 所有定义
- RVPR64 64 64
- ACC:4 参数
- RVPR2:2 参数

```
RVPR(NAME, STEP, SIZE);
RVPR64(NAME);
RVPR2(NAME, STEP, SIZE)
RVPRA ACC(NAME, STEP, SIZE)
RVPR64_64_64(NAME, STEP, SIZE)
//passes = sizeof(uint64 t / size
RVPR64_ACC(NAME, STEP, SIZE)
//RV32 两个奇存器合起来
RVPR64_NAME)
```

0000

目录

- 1 Introduction Of F
- 2 CPU 配置
- 3 trans
 - 抉择
 - 示例
- 4 helper function
 - Introduction
 - 例子
- 5 References

References

- p-spec https://github.com/riscv/riscv-p-spec/blob/master/ P-ext-proposal.adoc
- patchew https://patchew.org/QEMU/20210212150256.885-1-zhiwei liu\ spacefactor\@m{}c-sky.com/#
- SIMD https://en.wikipedia.org/wiki/SIMD



Thank you

Thank you for listening!

References

Q&A

Questions?