RISC-V Crypto Extension

Lucas(Zewen Ye)

lucas.zw.ye@outlook.com

1/29/2021

<u>Cryptographic Extensions Task Group</u> Chair: Richard Newell, Microchip, Vice-chair: Derek Atkins, SecureRF

Charter:

- propose ISA extensions to the vector extensions for the standardized and secure execution of popular cryptography algorithms.
- To ensure that processor implementers are able to support a wide range of performance and security levels the committee will create a base and an extended specification.
- The base will be comprised of low-cost instructions that are useful for the acceleration of common algorithms.
- The extended specification will include greater functionality, reserve encodings for more algorithms and will facilitate improved security of execution and higher performance.
- The scope will include symmetric and asymmetric cryptographic algorithms and related primitives such as message digests. The committee will also make ISA proposals regarding the use of random bits and secure key management.
- Approach based on vector extensions
- AES instructions
 - · 128, 192, 256; done
- SHA-2 instructions
- SHA-256 and SHA-512; almost done
- Need to convert AES and SHA-2 into formal specs now...
- Prototyping Public Key Crypto algorithms
 - · Long integer arithmetic
 - · Implementation proof of concept
- Future directions:
 - · More light-weight approach: could recommend subset of vector extensions only
 - XCrypto (Bristol): proposed scalar instructions, rotates, etc. to have SW run faster
 - Paris Telecom also interested in same type of research

Feature

- general purpose X registers, and obey the 2-read-1-write register access constraint
- designed to be lightweight, and be suitable for 32 and 64 bit base architectures, from embedded, IoT class cores to large, application class cores

Design Policy

- Supporting diverse implementation strategies for an algorithm
- Supporting a single implementation style which is more performant / less expensive;
- Well support existing standardised cryptographic constructs.
- Regarding side-channel countermeasures: Where relevant, proposed instructions must aim to remove the possibility of any timing sidechannels.

Shared Bitmanip Extension Functionality rotations

```
RV32, RV64:

ror rd, rs1, rs2

rol rd, rs1, rs2

rori rd, rs1, imm

RISC-V Bitmanip/Crypto ISA

RV64 only:

rorw rd, rs1, rs2

rolw rd, rs1, rs2

roriw rd, rs1, rs2

roriw rd, rs1, imm
```

byte-order swap, bitwise reversal, word-order swap

```
RV32, RV64:

grev rd, rs1, rs2
grevi rd, rs1, imm

RISC-V Bitmanip/Crypto ISA

RV64 only:

grevw rd, rs1, rs2

grevw rd, rs1, rs2

greviw rd, rs1, imm
```

Shared Bitmanip Extension Functionality

Carry-less multiplication

```
RV32, RV64:

clmul rd, rs1, rs2

clmulh rd, rs1, rs2

clmulr rd, rs1, rs2
```

Logic with negate

```
RV32, RV64:
andn rd, rs1, rs2
orn rd, rs1, rs2
xorn rd, rs1, rs2
```

Shared Bitmanip Extension Functionality

Packing(for 16bit data)

```
RV32, RV64:

pack rd, rs1, rs2
packu rd, rs1, rs2
packh rd, rs1, rs2
packh rd, rs1, rs2
packh rd, rs1, rs2
```

Crossbar Permutation Instructions(for 4-8bit data)

Scalar AES Acceleration

```
aes32esi rd, rs1, rs2, bs // Encrypt: SubBytes
aes32esmi rd, rs1, rs2, bs // Encrypt: SubBytes & MixColumns
aes32dsi rd, rs1, rs2, bs // Decrypt: SubBytes
aes32dsmi rd, rs1, rs2, bs // Decrypt: SubBytes & MixColumns
```

```
___ RISC-V Crypto ISA _____
aes64ks1i rd, rs1, rcon // KeySchedule: SubBytes, Rotate, Round Const
         rd, rs1, rs2 // KeySchedule: XOR summation
aes64ks2
aes64im
         rd, rs1 // KeySchedule: InvMixColumns for Decrypt
aes64esm
         rd, rs1, rs2 // Round: ShiftRows, SubBytes,
                                                           MixColumns
          rd, rs1, rs2 // Round: ShiftRows,
aes64es
                                                SubBytes
aes64dsm
          rd, rs1, rs2 // Round: InvShiftRows, InvSubBytes, InvMixColumns
          rd, rs1, rs2 // Round: InvShiftRows, InvSubBytes
aes64ds
```

• Scalar SHA-256 / SHA-512 Acceleration

```
sha256sig0 rd, rs1
sha256sig1 rd, rs1
sha256sum0 rd, rs1
sha256sum1 rd, rs1
```

```
RV32:

sha512sum0r rd, rs1, rs2

sha512sum1r rd, rs1, rs2

sha512sig0l rd, rs1, rs2

sha512sig0h rd, rs1, rs2

sha512sig1h rd, rs1, rs2

sha512sig1h rd, rs1, rs2

sha512sig1h rd, rs1, rs2
```

Entropy Source Extension

generate truly random bits




Figure 11: Normally the operational state alternates between WAIT (no data) and ES16, which means that 16 bits of randomness (seed) has been polled. BIST (Built-in Self-Test) only occurs after reset or to signal a non-fatal self-test alarm (if reached after WAIT or ES16). DEAD is an unrecoverable error state.

Thanks