添加ZCE指令到RISCV-GNU-TOOLCHAIN

PLCT实验室 陈嘉炜

jiawei@iscas.ac.cn

2021.05.12

主要内容:

- · ZCE简介
- · GCC添加
- · Binutils添加
- ·测试用例添加
- · 测试验证

ZCE简介:

Zce是Code Size Reduction任务组提出的用于减小RISCV代码生成体积的一个ISA子扩展

邮件列表: https://lists.riscv.org/g/tech-code-size/topics

Github: https://github.com/riscv/riscv-code-size-reduction

Youtobe介绍: https://www.youtube.com/watch?v=cT61fA_sllo&t=136s

Benchmark result:

https://docs.google.com/spreadsheets/d/1UYII7HGR_QLGTsHcjGoNL4EodM 5BNO41hXdxVAFaxFs/edit#gid=1281210325


ZCE简介:

目前Zce已更新至v0.41, 包含3个子扩展集Zcea, Zceb, Zcee

Zcea对应m、a指令的缩小

Zceb对应浮点指令的缩小

Zcee对应扩展(sign/zero-extension)指令的缩小



开发准备:

下载riscv-gnu-toolchain

"git clone https://github.com/riscv/riscv-gnu-toolchain --recursive"

复制一份到zce-dev

cp riscv-gnu-toolchain zce-dev -r

检查各个子目录的版本,确保与目标开发分支相同

git branch -v

主要添加目录包括gcc/common/config/risv与gcc/config/risv

首先修改riscv-common.c中定义的flag,扩展信息与版本号

```
static const riscv ext flag table t riscv ext flag table[] =
     , &gcc_options::x_target_flags, MASK_RVE},
     , &gcc options::x target flags, MASK MUL},
     , &gcc_options::x_target_flags, MASK_ATOMIC},
     , &gcc_options::x_target_flags, MASK_HARD_FLOAT},
     , &gcc_options::x_target_flags, MASK_DOUBLE_FLOAT},
     , &gcc_options::x_target_flags, MASK_RVC},
              &gcc_options::x_riscv_zi_subext, MASK_ZICSR},
            , &gcc options::x riscv zi subext, MASK ZIFENCEI},
       , &gcc_options::x_riscv_crypto_subext, MASK_ZKG},
       , &gcc options::x riscv crypto subext, MASK ZKB},
       , &gcc_options::x riscv_crypto_subext, MASK_ZKR},
        , &gcc_options::x_riscv_crypto_subext, MASK_ZKNE},
        , &gcc_options::x_riscv_crypto_subext, MASK_ZKND},
        , &gcc options::x riscv crypto subext, MASK ZKNH},
         , &gcc_options::x_riscv_crypto_subext, MASK_ZKSED},
        , &gcc_options::x_riscv_crypto_subext, MASK_ZKSH}.
```

```
riscv_implied_info_t riscv_implied_info[] =
```

riscv_ext_flag_table[]用来识别扩展作为arch参数

riscv_implied_info[]用来展开扩展,例如rv32imad—>rv32imafd

这里zce会被展开成_zcea_zceb_zcee

riscv_ext_version_table[]用来定义扩展的版本号

对于draft的spec,其版本号定义为 ISA_SPEC_CLASS_NONE

```
tatic const struct riscv ext version riscv ext version table[] =
  "e", ISA_SPEC_CLASS_20191213, 1, 9},
    ", ISA_SPEC_CLASS_20190608, 1, 9},
    ", ISA_SPEC_CLASS_2P2,
 {"i", ISA_SPEC_CLASS_20191213, 2, 1},
    ", ISA_SPEC_CLASS_20190608, 2, 1},
    ', ISA SPEC CLASS 2P2,
 {"m", ISA_SPEC_CLASS_20191213, 2, 0},
    ", ISA_SPEC_CLASS_20190608, 2, 0},
    ", ISA_SPEC_CLASS_2P2,
    ", ISA_SPEC_CLASS_20191213, 2, 1},
    , ISA SPEC CLASS 20190608, 2, 0},
    , ISA SPEC CLASS 2P2,
    ", ISA_SPEC_CLASS_20191213, 2, 2},
    ', ISA_SPEC_CLASS_20190608, 2, 2},
    ', ISA_SPEC_CLASS_2P2,
    ", ISA_SPEC_CLASS_20191213, 2, 2},
    ", ISA_SPEC_CLASS_20190608, 2, 2},
    ', ISA SPEC CLASS 2P2,
   c", ISA_SPEC_CLASS_20191213, 2, 0},
    ', ISA_SPEC_CLASS_20190608, 2, 0},
    , ISA_SPEC_CLASS_2P2,
```

进入gcc/config/risv,修改riscv.opt,添加对应riscv-common.c中riscv_ext_flag_table[] 新定义的Mask信息到mrelax, 更新TargetVariable定义

```
mrelax
Target Bool Var(riscv mrelax) Init(1)
Take advantage of linker relaxations to reduce the number of instructions
required to materialize symbol addresses.
Mask(64BIT)
Mask(MUL)
                                                                  TargetVariable
Mask(ATOMIC)
                                                                  int riscv_crypto_subext
Mask(HARD FLOAT)
                                                                  TargetVariable
Mask(DOUBLE FLOAT)
                                                                  int riscv_bitmanip_subext
Mask(RVC)
                                                                  TargetVariable
Mask(RVE)
                                                                  int riscv_zi_subext
```

同步更新riscv-opt.h中有关MASK与TARGET的记录

```
#define MASK ZICSR
#define MASK ZKG
#define MASK ZKB
#define MASK ZKR
#define MASK ZKND
#define MASK ZKNH
#define TARGET ZKB ((riscv crypto subext & MASK ZKB) != 🍪)
#define TARGET ZKR ((riscv crypto subext & MASK ZKR) != 0)
#define TARGET ZKND ((riscv crypto subext & MASK ZKND) != 0)
```

同步multilib-generator中的IMPLIED_EXT,生成正确的参数传递给Binutils

```
IMPLIED_EXT = {
```

定义新文件zce.md,添加Zce指令模板,将添加好的zce.md导入riscv.md中

指令模板规则: https://gcc.gnu.org/onlinedocs/gccint/Example.html#Example

```
(include "crypto.md")
(include "zce.md")
```

定义新文件rvzceintrin.h,添加Zce指令宏汇编生成与寄存器行为内联函数

```
#ifdef RVINTRIN_RV64
static inline int64_t _rv64_min (int64_t rs1, int64_t rs2) { int64_t rd; __asm__ ("min %
0, %1, %2" : "=r"(rd) : "r"(rs1), "r"(rs2)); return rd; }
static inline int64_t _rv64_minu(int64_t rs1, int64_t rs2) { int64_t rd; __asm__ ("minu %
0, %1, %2" : "=r"(rd) : "r"(rs1), "r"(rs2)); return rd; }
static inline int64_t _rv64_max (int64_t rs1, int64_t rs2) { int64_t rd; __asm__ ("max %
0, %1, %2" : "=r"(rd) : "r"(rs1), "r"(rs2)); return rd; }
static inline int64_t _rv64_maxu(int64_t rs1, int64_t rs2) { int64_t rd; __asm__ ("maxu %
0, %1, %2" : "=r"(rd) : "r"(rs1), "r"(rs2)); return rd; }
#endif
```

具体的行为实现,一般需要参考SPEC中给出的定义

```
We define 4 R-type instructions min, max, minu, maxu with the following semantics:
  uint_xlen_t min(uint_xlen_t rs1, uint_xlen_t rs2)
      return (int_xlen_t)rs1 < (int_xlen_t)rs2 ? rs1 : rs2;</pre>
  uint_xlen_t max(uint_xlen_t rs1, uint_xlen_t rs2)
      return (int_xlen_t)rs1 > (int_xlen_t)rs2 ? rs1 : rs2;
  uint_xlen_t minu(uint_xlen_t rs1, uint_xlen_t rs2)
      return rs1 < rs2 ? rs1 : rs2;
  uint_xlen_t maxu(uint_xlen_t rs1, uint_xlen_t rs2)
      return rs1 > rs2 ? rs1 : rs2;
```

```
static inline int64_t _rv64_min (int64_t rs1, int64_t rs2) { return rs1 < rs2 ? rs1 : rs2; }
static inline int64_t _rv64_minu(int64_t rs1, int64_t rs2) { return (uint64_t)rs1 < (uint64_t)rs2 ? rs1 : rs2; }
static inline int64_t _rv64_max (int64_t rs1, int64_t rs2) { return rs1 > rs2 ? rs1 : rs2; }
static inline int64_t _rv64_maxu(int64_t rs1, int64_t rs2) { return (uint64_t)rs1 > (uint64_t)rs2 ? rs1 : rs2; }
```

最后新建riscv-builtins-zce.def,通过定义built-in将指令信息进行声明

```
// Zcea

DIRECT_BUILTIN (push, RISCV_DI_FTYPE_DI_DI, zce_zcea64),

DIRECT_BUILTIN (popret, RISCV_DI_FTYPE_DI_DI, zce_zcea64),

DIRECT_BUILTIN (pop, RISCV_DI_FTYPE_DI_DI, zce_zcea64),
```

Binutils添加:

首先在 bfd/elfxx-riscv.c 中声明扩展指令,

```
riscv_parse_add_implicit_subsets (riscv_parse_subset_t *rps)
 riscv_subset_t *subset = NULL;
 if ((riscv_lookup_subset (rps->subset_list, "i", &subset))
     && (subset->major version <
         || (subset->major_version == 2
             && subset->minor_version < 1)))</pre>
     riscv_parse_add_subset (rps,
                             RISCV_UNKNOWN_VERSION,
                             RISCV UNKNOWN VERSION, TRUE);
     riscv_parse_add_subset (rps,
                             RISCV_UNKNOWN_VERSION,
                             RISCV_UNKNOWN_VERSION, TRUE);
    ((riscv_lookup_subset (rps->subset_list, "q", &subset)))
     riscv_parse_add_subset (rps, "d",
                             RISCV UNKNOWN VERSION,
                             RISCV_UNKNOWN_VERSION, TRUE);
     riscv_parse_add_subset (rps, "f",
                             RISCV_UNKNOWN_VERSION,
                             RISCV_UNKNOWN_VERSION, TRUE);
     riscv_parse_add_subset (rps,
                             RISCV UNKNOWN VERSION,
                             RISCV_UNKNOWN_VERSION, TRUE);
```

Binutils添加:

接着修改/opcode/riscv-opc.c,添加Zce的指令定义

从左到右依次为:指令名称,指令长度,指令类型,指令寄存器参数,指令编码,指令掩码,编码方式,宏定义

其中指令编码与掩码和指令声明定义在/include/opcode/riscv-opc.h中

```
#define MATCH_CTZ 0x60101013
#define MASK_CTZ 0xfff0707f
#define MATCH_CPOP 0x60201013
#define MASK_CPOP 0xfff0707f
```

```
DECLARE_INSN(ctzw, MATCH_CTZW, MASK_CTZW)
DECLARE_INSN(cpopw, MATCH_CPOPW, MASK_CPOPW)
```

指令编码说明:

指令的编码定义需要参考spec中的opcode encodings章节

Table 6	spare	16-bit	encodings	for	RV32	/RV64
Table 0.	Sparc	IO DIL	cricourings	101	11 4 5 6	

	o. spai				,												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	code points	sub-extension
100			000			XXX	Х							00		56/256	Zcea
100			001			XXX	X							00		0/256	reserved
100			010			XXX	X							00		120/256	Zcea
100			011			XXX	X							00		256/256	Zcea
100			1xx			XXX	X							00		0/1024	reserved
011			0	XXXX	ΚX				11	111				01		0/32	reserved
100			111			XXX			1	XXX				01		64/128	Zcea
100			0000	000					noi	n-zer	0			10		0/31	reserved

指令编码说明:

	3	2	1	1
1	0 9 8 7 6 5 4 3 2 1	0 9 8 7 6 5	4 3 2 1 0 9 8 7 6	5 4 3 2 1 0
=		:=======		
1	0110000 00000	rs1	001 rd	0010011 CLZ
	0110000 00001	rs1	001 rd	0010011 CTZ
	0110000 00010	rs1	001 rd	0010011 CPOP

编码通过将使用的寄存器置0得到 掩码通过将使用位置1,寄存器置0得到 反汇编码通过将使用的寄存器码带入得到(定义在/include/opcode/riscv.h中)

MATCH_CPOP = 0x60201013 MASK_CPOP = 0xfff0707f

```
/* RV fields. */

#define OP_MASK_OP
#define OP_SH_OP
#define OP_MASK_RS2
#define OP_SH_RS2
#define OP_MASK_RS1
#define OP_SH_RS1
#define OP_SH_RS1
#define OP_SH_RS3
#define OP_SH_RS3
#define OP_SH_RS3
#define OP_SH_RS3
#define OP_SH_RD

7
```

Binutils添加:

对于特殊寄存器使用,需要在/gas/config/tc-riscv.c进行定义,并在 /include/opcode/riscv.h 中补充寄存器使用规则,同时该文件中需要定义扩展具体的版本,同riscv-common.c相似

```
case 'y': USE_BITS (OP_MASK_BS, OP_SH_BS); break;
case 'Y': USE_BITS (OP_MASK_RCON, OP_SH_RCON); break;
```

```
static const struct riscv_ext_version ext_version_table[] =
     , ISA_SPEC_CLASS_20191213, 1,
     , ISA_SPEC_CLASS_20190608, 1,
     , ISA_SPEC_CLASS_2P2,
     , ISA_SPEC_CLASS_20191213, 2, 1},
     , ISA SPEC CLASS 20190608, 2,
     , ISA SPEC CLASS 2P2,
                                2, 0},
     , ISA_SPEC_CLASS_20191213, 2,
     , ISA_SPEC_CLASS_20190608, 2
     , ISA_SPEC_CLASS_2P2,
                                 2, 0},
     ', ISA_SPEC_CLASS_20191213, 2,
     , ISA SPEC CLASS 20190608, 2,
     , ISA SPEC CLASS 2P2,
     , ISA SPEC CLASS 20191213, 2,
     , ISA_SPEC_CLASS_20190608, 2,
     , ISA SPEC CLASS 2P2,
```

Binutils添加:

最后需要在/include/elf/riscv.h 中添加对应的abi与reloc

```
File may contain compressed instructions. */
#define EF RISCV RVC
/* Which floating-point ABI a file uses. */
#define EF RISCV FLOAT ABI
'* File uses the soft-float ABI. */
/* File uses the single-float ABI. */
#define EF_RISCV_FLOAT_ABI_SINGLE
^{\prime *} File uses the double-float ABI. ^{*\prime}
#define EF_RISCV_FLOAT_ABI_DOUBLE
  File uses the quad-float ABI. */
#define EF RISCV FLOAT ABI QUAD
```

测试添加:

GCC的指令测试添加至gcc/testsuite/gcc.target/riscv目录下

```
dg-do compile } */
   { dg-options "-march=rv64gc_zcea
long foo1(long rs1)
   return __builtin_riscv_pop(rs1);
long foo2(long rs1)
   return __builtin_riscv_push(rs1);
   { dg-final { scan-assembler-times "pop" 1
    dg-final { scan-assembler-times "
```

测试添加:

Binutils的指令测试添加至gas/testsuite/gas/riscv目录下

```
target:
       pollentropy
                     a0
       getnoise
       sm3p0
              a0, a0
       sm3p1
              a0, a0
       sha512sum0r
                     a0, a1, a2
       sha512sum1r
                   a0, a1, a2
       sha512sig0l
                    a0, a1, a2
       sha512sig0h
                    a0, a1, a2
       sha512sig1l
                    a0, a1, a2
       sha512sig1h
                     a0, a1, a2
       sm4ed a0, a1,
       sm4ks a0, a1,
       aes32esmi
                  a0, a1,
       aes32esi
                a0, a1,
       aes32dsmi a0, a1,
       aes32dsi
                  a0, a1,
       sha256sum0
                  a0, a0
       sha256sum1
                  a0, a0
       sha256sig0
                  a0, a0
       sha256sig1 a0, a0
```

```
#as: -march=rv32i_zkb_zknd_zkne_zknh_zkr_zksed_zksh
#source: k-ext.s
#objdump: -d
.*:[
        ]+file format .*
Disassembly of section .text:
      <target>:
        ]+.*:[ ]+.*[
                        ]+csrr[
                                         ]+a0,
        ]+.*:[ ]+.*[
                        ]+csrr[
                                         ]+a0,
        ]+.*:[ ]+.*[
                        ]+sm3p0[
                                         ]+a0,a0
        ]+.*:[ ]+.*[
                        ]+sm3p1[
                                         ]+a0,a0
                        ]+sha512sum@r[
                                         ]+a0,a1,a2
        ]+.*:[ ]+.*[
                        ]+sha512sum1r[
                                         ]+a0,a1,a2
                        ]+sha512sig01[
                                         ]+a0,a1,a2
        ]+.*:[ ]+.*[
        ]+.*:[ ]+.*[
                        ]+sha512sig0h[
                                         ]+a0,a1,a2
                ]+.*[
                        ]+sha512sig11[
                                         ]+a0,a1,a2
                                         ]+a0,a1,a2
        ]+.*:[ ]+.*[
                        ]+sha512sig1h[
                                         ]+a0,a1,
        ]+.*:[ ]+.*[
                        ]+sm4ed[
        ]+.*:[ ]+.*[
                         ]+sm4ks[
                                         ]+a0,a1,
                ]+.*[
                        ]+aes32esmi[
                                         ]+a0,a1,
        ]+.*:[ ]+.*[
                        ]+aes32esi[
                                         ]+a0,a1,
                        ]+aes32dsmi[
                                         ]+a0,a1,
        ]+.*:[ ]+.*[
        ]+.*:[ ]+.*[
                        ]+aes32dsi[
                                         ]+a0,a1,
                ]+.*[
                        ]+sha256sum0[
                                         ]+a0,a0
               ]+.*[
                        ]+sha256sum1[
                                         ]+a0,a0
                                         ]+a0,a0
        ]+.*:[ ]+.*[
                        ]+sha256sig0[
                         |+sha256sig1
                                         ]+a0,a0
```

测试验证:

通过make report-gcc / make report-binutils进行测试

测试前需要设置对应的configure参数进行对应测试

```
T#1
                                              tmux a
FAIL: q++.dq/opt/memcpy1.C -std=gnu++98 (test for excess errors)
                                                                                           44/1841
               === q++: Unexpected fails for rv32i ilp32 medlow ===
FAIL: g++.dg/opt/memcpy1.C -std=gnu++14 (internal compiler error)
FAIL: g++.dg/opt/memcpy1.C -std=gnu++14 (test for excess errors)
FAIL: g++.dg/opt/memcpy1.C -std=gnu++17 (internal compiler error)
FAIL: g++.dq/opt/memcpy1.C -std=qnu++17 (test for excess errors)
FAIL: g++.dg/opt/memcpy1.C -std=gnu++2a (internal compiler error)
FAIL: g++.dg/opt/memcpy1.C -std=gnu++2a (test for excess errors)
FAIL: g++.dg/opt/memcpy1.C -std=gnu++98 (internal compiler error)
FAIL: g++.dg/opt/memcpy1.C -std=gnu++98 (test for excess errors)
               ====== Summary of gcc testsuite ======
                            | # of unexpected case / # of unique unexpected case
                                      gcc |
                                                               gfortran |
      rv32i/ ilp32/ medlow |
    rv32iac/ ilp32/ medlow |
   rv32imac/ ilp32/ medlow |
     rv32im/ ilp32/ medlow I
 rv64imafdc/ lp64d/ medlow l
  rv32imafc/ ilp32f/ medlow |
  rv64imac/ lp64/ medlow I
make: *** [Makefile:913: report-gcc-newlib] Error 1
make report-gcc-newlib -j 32 2>&1 67109.51s user 22391.93s system 1962% cpu 1:15:59.86 total
tee make_report-gcc-newlib.log 0.71s user 7.07s system 0% cpu 1:15:59.85 total
   0:[tmux]*
                                                                     'ubuntu-server" 22:49 11-May-21
```