BYOC course

Assignment #4

Rtype MIPS CPU

1) The Rtype MIPS CPU and its main components

In HW3 we stated that we want to design part of the MIPS CPU which is capable of running simple programs with Rtype instructions only. There are 3 main parts involved. These are the Fetch Unit from HW2, the GPR File and the MIPS ALU. We built the last two components in HW3.

In this homework/lab exercise we are going to tie the GPR File, the MIPS ALU and the Fetch unit together to form an Rtype MIPS CPU.

Below we see a simplified drawing of the Rtype MIPS CPU we used in HW3.




Fig. 1 – The Rtype only MIPS CPU – a simplified drawing

In HW3 we called this CPU a Rtype only MIPS. However, in the Fetch Unit we already have the ability to support jump and branch instructions. Supporting **beq** and **bne** instructions might require some minor additions. In order to make things more interesting, we will also support the **addi** instruction. Thus, this "Rtype" MIPS CPU will start running from address 400000h and preform **Rtype** instructions and also **j**, **beq**, **bne** and **addi** instructions.

Some changes in the Fetch Unit are necessary to "tailor" it into the Rtype MIPS CPU (also called HW4_MIPS. We named call out HW4_top as **HW4_MIPS.vhd**).

A more accurate description appears in Figure 2 below.




Fig. 2 - The Rtype MIPS or HW4_MIPS CPU

2) <u>HW4_MIPS CPU – design & simulation</u>

The HW4_MIPS CPU will have four phases.

- **IF** Instruction Fetch, which is carried out inside the Fetch Unit producing the instruction in the IR_reg at the rising edge of the clock which ends the IF phase and starts the ID phase.
- ID Instruction Decode, which is the stage in which we do the following:
 - Decode the instruction residing now at the IR_reg and decide what should be done.
 - This means, we produce all control signals to be used by that instruction in all phases of this instruction ID, ED and WB.
 - Read Rs into A_reg and Rt into B_reg

The rising edge of the clock sampling data into the A_reg and B_reg ends the ID phase and starts the EX phase.

- EX Execute, which is the phase in which the ALU calculates the result of A op B (in Rtype instructions) or A+sext_imm (in addi instructions). The result is sampled into the ALUout_reg at the rising edge of the clock which ends the EX phase and starts the WB phase.
 - In this phase we also select Rs or Rd as the GPR file destination register to be written into in the Write Back phase.
- **WB** Write Back, which is the final phase of the instruction. If this is an **Rtype** or **addi** instruction, then we write the ALUout_reg value into the GPR file. If this is a **j**, **beq** or **bne** instruction, we do nothing at that stage. The rising edge of the clock sampling data into the GPR File ends the WB phase and completes the instruction.

As explained above, the control signals are created by decoding the instruction residing in the IR_reg at the ID phase. If the control signal is supposed to influence at the EX phase, it must be delayed by 1 clock cycle. If that control signal is supposed to influence at the WB phase, it must be delayed by 2 clock cycles. You will have to handle these timing issues in order to make your design function properly.

a. Modifications required in the Fetch Unit

We do the following changes in the Fetch_Unit entity so it will be possible to use it in the HW4_MIPS design. See Figure 3 on the next page.

We remove all rdbk0-15 output signals from the Fetch Unit. We hope we won't need them since the Fetch Unit is already debugged and the changes we introduce are minor.

Instead we add output signals coming out of the Fetch_Unit that should be used by the rest of the CPU. These *output* signals are:

- 1. IR_reg_pID This is a 32 bit signal of the IR_reg (the instruction bits). We added pID to that signal name to indicate it is the IR_reg value at the ID phase.
- 2. sext_imm_pID Similarly, this is the 32 bit sext_imm signal we calculate at the ID phase. It is outputted from the Fetch Unit to be used later in the EX phase.
- 3. PC_plus_4_reg_pID this is the 32 bit PC_plus_4 we calculate at the IF phase, registered so it is valid in the ID phase. It is outputted from the Fetch Unit to be used for verification purposes only.

These signals allow us also testing during simulation. Thus, we do not need to add special signals to the TB for simulation and our Fetch_Unit stays the same for simulation & implementation. Note that for TB purposes we output the CK_out_to_TB, RESET_out_to_TB, HOLD_out_to_TB signals from the **HW4_MIPS_4sim.vhd** which in HW4 is our top component (see section c below).

Now we add an input signal.

 We add the Rs_equals_Rt_pID signal that tells us whether to branch in beq (if it is '1') or not (if it is '0'). This signal should come from comparing the two data outputs of the GPR File which resides outside the Fetch_Unit. You should modify the PC_source signal so that the beq and bne instructions are properly performed. Make sure that theh addi instruction is also supported.

The rest of the signals (rs232_Rx, rs232_Tx, CK_25MHz, buttons_in, switches_in, leds_out) are left unchanged. These will stay the same also for the implementation phase. See Fig. 3 below for the updated Fetch_Unit with the new signals in RED

When simulating we our top file will be HW4_MIPS_4sim.vhd in which we will use the HW4_Host_Intf_4sim.vhd as our Host Interface circuit having the pre-loaded IMem inside. For implementation our top vhd file will be renamed to HW4_MIPS.vhd and inside it will use the HW4_Host_Intf.vhd file. The difference between the two Host_Intf versions is that in the sim version the Host Interface will have the program already loaded inside. In the implementation version it will include the real Host_Intf that allows us to load a program from the PC and run the design in single clock mode and see the read back signals. The difference between the HW4_MIPS_4sim.vhd and the HW4_MIPS.vhd will be minor - removal of TB signals. The Host_intf_4sim is depicted in Fig. 4 below.




Fig. 3 – The updated Fetch_Unit (new signals – in red)




Fig. 4 – The HW4_Host_Intf

b. Names & definition of signals inside the Rtype CPU (HW4_MIPS.vhd)

You must use these exact signal names in your design.

General signals in HW4_MIPS

- 1. CK The 25 MHz clock coming out of the Clock_driver.
- 2. RESET The MIPS_reset signal coming out of the Host_Intf and is used as reset signal to all registers
- 3. HOLD The MIPS_hold signal coming out of the Host_Intf and is used to freeze writing into all FFs & registers in the Rtype MIPS design.

ID phase signals in HW4_MIPS

- 4. IR_reg- a 32 bit register that has the instruction we read from the IMem. This signal is a rename of the IR_reg_pID signal coming out of the modified Fetch Unit
- 5. Opcode the 6 MSBs of IR_reg. To be decoded and produce the necessary control signals.
- 6. Rs IR[25:21].
- 7. Rt IR[20:16].
- 8. Rd IR[15:11].
- 9. Funct IR[5:0].
- 10. sext_imm renaming of sext_imm_pID coming out of the Fetch Unit.
- 11. GPR_rd_data1 the 32 bit output of the rd_data1 of the GPR and input to A_reg.
- 12. GPR rd data2 the 32 bit output of the rd data2 of the GPR and input to B reg.
- 13. Rs_equals_Rt '1' if GPR_rd_data1== GPR_rd_data2, and '0' otherwise. Used in branch instructions. That signal will be sent to the Fetch Unit after renaming to Rs_equals_Rt _pID.

<u>ID control signals in HW4 MIPS</u> - These are created from decoding the opcode:

- 14. ALUsrcB '1' when sext_imm is used (in addi insruction).
- 15. ALUOP a 2 bit signal. "00" will cause an addition (addi inst.), "01" will cause a subtraction (not really used since we'll use Rs_equals_Rt in branch operation. It is kept for consistency), "10" will cause the ALU to follow the Funct field.
- 16. RegDst '0' when we WB according to Rt (addi inst.) '1' when we WB according to Rd (Rtype inst.).
- 17. RegWrite '1' when we WB (Rtype or addi inst.), '0' when we don't (j, beq & bne inst.)

EX phase signals in HW4_MIPS

- 18. A_reg a 32 bit register receiving the GPR_rd_data1 signal. Its value is used in the EX phase
- 19. B_reg a 32 bit register receiving the GPR_rd_data2 signal
- 20. sext_imm_reg a 32 bit register receiving the sext_imm coming from the Fetch Unit
- 21. Rt_pEX Rt delayed by 1 clock cycle
- 22. Rd_pEX Rd delayed by 1 clock cycle
- 23. ALUoutput a 32 bit signal of the output of the ALU (renaming of ALU_out signal coming out of the MIPS_ALU component).

EX phase control signals in HW4_MIPS

- 24. ALUsrcB_pEX ALUsrcB delayed by 1 clock cycle.
- 25. Funct_pEX Funct delayed by 1 clock cycle.
- 26. ALUOP_pEX ALUOP delayed by 1 clock cycle.
- 27. RegDst_pEX RegDst delayed by 1 clock cycle.
- 28. RegWrite_pEX RegWrite delayed by 1 clock cycle.

WB phase signals in HW4_MIPS

29. ALUout_reg – a 32 bit register getting the ALUout signal at its input.

30. Rd_pWB – the output of RegDst mux selecting to which register the CPU writes in the WB phase.

WB phase control signals in HW4_MIPS

31. RegWrite_pWB - RegWrite_pEX delayed by 1 clock cycle.

Note that there are no IF signals. This is so since all IF signals are handled within the Fetch Unit. Some of the ID phase is also handled inside the Fetch Unit. That part includes the branch and jump addresses calculation, the sign extension of the imm and the creation of the PC_source signal.

c. Names & definition of output signals from HW4_MIPS_4sim to the TB

You need to define all output signals coming out of the Rtype_MIPS_4sim entity to be tested by the TB:

- 1) CK_out_to_TB a signal identical to the CK "internal" signal (i.e., the CK_25MHz signal)
- 2) RESET_out_to_TB a signal identical to the RESET "internal" signal
- 3) HOLD_out_to_TB a signal identical to the HOLD "internal" signal
- 4) rdbk0_out_to_TB to rdbk15_out_to_TB 16 vector signals, 32 bit each that will have the data we want to check as detailed below.

In your design you should connect the rdbk signals as follows:

```
ID signals:
rdbk0 =>
              PC_plus_4_pID (PC_plus_4)
rdbk1 =>
              IR_pID, (IR_reg)
rdbk2 =>
              sext_imm_pID (sext_imm)
rdbk3 =>
              Rs, Rt, Rd, Funct (Rs= bits 28:24, Rt= bits 20:16, Rd= bits 12:8, Funct= bits 5:0)
rdbk4 =>
              RegWrite, Rs_eq_Rt, (Reg Write= bit 28, Rs_eq_Rt=bit0)
rdbk5 =>
              GPR_rd_data1
rdbk6 =>
              GPR_rd_data2
EX signals:
              ALUSTCB pEX, ALUOP, Funct pEX (ALUSTCB=bit 28, ALUOP= bits 9:8,
rdbk7 =>
                                                                    Funct_pEX = bits5:0)
rdbk8 =>
              A reg.
rdbk9 =>
              B_reg,
rdbk10 =>
              sext_imm_reg,
rdbk11 =>
              ALU output,
WB signals:
rdbk12 =>
              ALUOUT reg
              Rd_pWB, RegWrite_pWB, (Rd= bits 20:16, RegWrite= bit 0)
rdbk13 =>
```

The rdbk signals are connected to the HW4_Host_Intf and also to the TB signals of rdbk0_out_to_TB-rdbk15_out_to_TB since during simulation, the TB we prepared reads a data file called **HW4_TB_data.dat** which contains the values we expect to get from these lines during simulation and compares that to the rdbk0_out_to_TB-rdbk15_out_to_TB values.

The rdbk0-15 signal to the **HW4_Host_Intf** will be used in the implementation phase for debugging of the actual circuit.

d. Description of the HW4_MIPS_4sim project

You need to define all signals in your design. Then, you should write the equations of all of the signals and registers and connect all of the components.

So the files we will use to run the simulation are:

- HW4_MIPS_4sim.vhd This is your design of HW4. It uses the GPR, MIPS_ALU the
 updated Fetch_Unit, the Clock_driver and the HW4_Host_Intf_4sim components and all of
 the signals described in 2b above.
- 2) **GPR.vhd** your GPR File design you prepared in HW3.
- 3) **dual_port_memory.vhd** part of the GPR File design you prepared in HW3.
- 4) MIPS_ALU.vhd your MIPS_ALU design you prepared in HW3.
- 5) **Clock_driver_for_sim.vhd** the CK divider & driver we use for simulation (also good for the Modelsim simulator)
- 6) **Fetch_Unit.vhd** The Fetch Unit you prepared in HW2 after the modifications detailed in section 2a above.
- 7) **HW4_Host_Intf_4sim.vhd** The prepared components including the IMem and "pre-loaded" program and creating the reset & ck signals.
- 8) HW4_TB_for_students.vhd The TB vhd file prepared in advance. See the note in 9 below.
- 9) HW4_TB_data.dat this is a data file prepared in advance that is read by the HW4_TB and used to compare the simulation results to the expected ones. NOTE: Inside the test bench, HW4_TB_for_students.vhd, we specified the path of the dat file. You should update that according to your simulation project actual path.

During simulation, the TB we prepared reads a data file containing the expected signal values and compares them to the actual signal values coming out of your **HW4_MIPS_4sim** design and reports errors to the simulation console screen.

We prepared an "empty" vhd file you should use as the skeleton for your design. It is called **HW4_MIPS_4sim-empty.vhd**.

3) Simulation report

You should submit a single zip file for the Simulation and implementation phases. It should have two directories/folders. The first is called Simulation, the 2nd is called Implementation. In the Simulation folder you will have 3 sub-folder of:

- Src 4sim here you put all of the *.vhd sources and the *.dat file (to be used by the the TB)
- Sim here you should have the HW4_4sim project created by the simulator you used
- Docs Here you put your simulation report. The first few lines in the report will have your ID numbers (names are optional). See the instructions below for the rest of the simulation report.

In the doc file you should dis-assemble the program we have in the IMem (see the **HW4_Host_Intf_4sim.vhd** file). This will give you the understanding of what to expect in simulation

In the doc file you also need to attach screen captures describing the simulation you made. Run the simulation for 6us (6000ns).

The listed below signals should be presented in the screen capture.

Show at following ck cycles (following the end of the reset pulse) and make the values of all signals readable.

Ck cycles to be shown: 220 ns to 2800 ns.

In that doc file you need to answer the following questions:

- 3.1) Why ... ?
- 3.2) Why not .. ?
- 3.3) Who?
- 3.4) What?

Later, in the Implementation phase you will add 2 sub-folders to the Implementation folder. These will be:

- Src 4ISE here you put all of the *.vhd sources and the *.ucf file (and no TB file)
- ISE here you should have the HW4_MIPS project created by the Xilinx ISE SW.

4) <u>HW4_MIPS - Rtype only CPU - implementation</u>

After a successful simulation we want to implement the design on the Nexys2 borad. A few changes are required. First we will take our **HW4_MIPS_4sim.vhd** file and rename it to **HW4_MIPS.vhd**. Then we will remove all of the TB signals we outputted for simulation. These are:

CK_out_to_TB, RESET_out_to_TB, HOLD_out_to_TB & rdbk0_out_to_TB to rdbk15_out_to_TB. Just to be on the safe side, we also prepared the **HW4_MIPS-empty.vhd** that is similar to the **HW4_MIPS_4sim-empty.vhd** with the above mentioned changes. You may copy your HW4_MIPS_4sim design to the **HW4_MIPS-empty.vhd** we prepared for you, or use the two empty versions to see the changes needed to be done in order to produce the **HW4_MIPS.vhd**.

Now you should replace the HW4_Host_Intf_4sim.vhd with a component that looks the same, the HW4_Host_Intf.vhd, which inside is prepared for implementation instead of for simulation. It means that this component includes the circuitry that allows the PC to load data into the IMem instead of the HW4_Host_Intf_4sim.vhd which had a pre-loaded program "hardwired" inside and was used for simulation. Data will be loaded via the RS232 channel from the PC by the BYOCInterface SW into the program memory.

The files we will use to implement the design on the Nexys2 board are:

- 1) **HW4_MIPS.ucf** The file listing which signal are connected to which FPGA pins in the Nexys2 board.
- 2) HW4_MIPS.vhd This is your design of HW4. It uses the GPR, MIPS_ALU, Fetch_Unit, Clock_Driver and the HW4_Host_Intf components and all the signals described in 2b above.
- 3) **GPR.vhd** your GPR File design you prepared in HW3.
- 4) dual_port_memory.vhd part of the GPR File design you prepared in HW3.
- 5) **MIPS_ALU.vhd** your MIPS_ALU design you prepared in HW3.
- 6) **Clock_driver.vhd** the CK divider & driver we also used in HW2.
- 7) **Fetch_Unit.vhd** The Fetch Unit you prepared in HW2 after the modifications detailed in section 2a above.
- 8) **HW4_Host_Intf.vhd** This prepared components including the implementation of Host Interface allowing us to load programs into IMem and read feedback signals in single clock mode.
- 9) **BYOC_Host_Intf.ngc** The infrastructure interfacing to the PC which is part of the **HW4 Host Intf**.

In the next page we describe the connections of the rdbk signals used in the implementation phase.

In the HW4_MIPD you should connect the rdbk signals to the Host_intf as follows:

```
ID signals:
rdbk0 =>
              PC_plus_4_pID
rdbk1 =>
              IR_pID,
rdbk2 =>
              sext imm pID
rdbk3 =>
              Rs, Rt, Rd, Funct (Rs= bits 28:24, Rt= bits 20:16, Rd= bits 12:8, Funct= bits 5:0)
rdbk4 =>
              RegWrite, Rs_eq_Rt, (Reg Write= bit 28, Rs_eq_Rt=bit0)
rdbk5 =>
              GPR rd data1
rdbk6 =>
              GPR rd data2
EX signals:
rdbk7 =>
              ALUSrcB_pEX, ALUOP, Funct_pEX (ALUSrcB=bit 28, ALUOP= bits 9:8,
                                                                   Funct_pEX = bits5:0
rdbk8 =>
              A_reg,
rdbk9 =>
              B reg.
rdbk10 =>
              sext_imm_reg,
rdbk11 =>
              ALU_output,
WB signals:
rdbk12 =>
              ALUOUT_reg
rdbk13 =>
              Rd_pWB, RegWrite_pWB, (Rd= bits 20:16, RegWrite= bit 0)
```

These are the exact signals we used in the simulation phase. Then they were outputted to the TB. Now they are connected to the Host_intf so that we could read them during actual running of the design and display them on the PC monitor.

In order to load the MIPS IMem with data, and in order to read data from desired points in the design we use the **BYOCInterface** SW. This SW can communicate with the BYOC_Host_Intf component via a RS232 cable connected from the PC to the Nexys2 board.

So we'll run that SW. Load the IMem. Then run the circuit in a single ck mode and check that the reading we see at the points we "hooked" to the rdbk signals are as what we expect.

The file we want to load into the IMem is called "HW4_IMem_load.txt". The file itself includes all the information required in order to load it into the IMem and switch to a single ck mode. Following the loading, we can run in single ck mode and see the readback values on the PC screen after each clock.

We can compare the read data to the **HW4_BYOCIntf_Compare_data.dat** which is basically the same data we used in simulation - to see whether the data we actually get in the real circuit is the same as the expected data. For this you need to choose to compare the read data to a file and choose the **HW4_BYOCIntf_Compare_data.dat** as that file.

5) **Implemetation report**

The Implementation folder of the zip file you submit should have 2 directories:

- Src_4ISE here you put all of the *.vhd sources and the *.ucf file (and no TB file)
- ISE here you should have the HW4_MIPS project created by the Xilinx ISE SW.

As part of completing this part of the course you will have to show me how you run the design on the Nexys2 board in the lab. And answer some questions.

Enjoy the assignment !!

At the end of this assignment you will have a real CPU capable of running simple programs but missing a very important part – the Data Memory. We will add that part in our next assignment.