



Bookmarks

▶ 1. Introduction to RTOS

▶ 2. Thread Management

▶ 3. Time Management

▼ 4. Real-time Systems

4.0. Objectives

4.1. Scenarios

4.2. Edge-Triggered Interrupts

4.3. Priority Scheduler

4.4. Running Event Threads

4.5. Available RTOS

**Quiz 4**

Quiz



Lab 4) Priority Scheduler

Lab



References

▶ 5. File Systems

▶ 6. Bluetooth Low Energy

4. Real-time Systems > Quiz 4 > Quiz 4

## Quiz 4

🔖 Bookmark this page

### Queues

2/2 points (graded)

In this question, consider the differences and similarities between a **first in first out (FIFO) queue** and a **multiple access circular queue (MACQ)**.

In what ways are a MACQ different from a traditional FIFO?. Check all that are True

☐ A MACQ is of a finite size whereas a FIFO size is infinite.

☒ After filling up a MACQ/FIFO, a MACQ is remains always FULL whereas a FIFO can become empty.

☒ A FIFO read is destructive whereas a MACQ read is non-destructive.

☒ In a FIFO one cannot access elements out of order whereas a MACQ allows that.



Submit

✓ Correct (2/2 points)

### PID Controller

1/1 point (graded)

A **PID Controller** has three components, the proportional, integral and the derivative. The controller attempts to minimize the error over time by adjustment of a control variable  $u(t)$ , which drives the actuator(s):

$$u(t) = K_p * e(t) + K_i * \text{integral of } \{e(t)\} + K_d * \text{derivative of } \{e(t)\}$$

► Glossary

► Discussion Board

where  $K_p$ ,  $K_i$ , and  $K_d$  denote the coefficients for the proportional, integral, and derivative terms, respectively.

Check all statements that are True

- ☐ A PID controller is used in an open-loop control system.
- ☐ When used in a controller all three terms must be weighted equally
- ☐ When used in a controller all three terms must have non-zero design parameters,  $K_p$ ,  $K_i$  and  $K_d$
- ☒ The derivative term is used to anticipate error and provide a correction
- ☒ The integral term is used to eliminate offset errors
- ☒ The proportional term is used to improve response time



Submit

✓ Correct (1/1 point)

### Edge-triggered Interrupts

2/2 points (graded)

Consider the basic approach to edge-triggered interrupts. Assume the time between edges is long enough to allow the ISR to run to completion.

Which of the following statements are true? Check all that are True

- ☒ Edge-triggering on the MSP432 can only be set for rising edge or falling edge but not both
- ☐ Edge-triggering on the TM4C123 can only be set for rising edge or falling edge but not both

- ☐ Consider the case where 2 or more pins from the same port are configured to request edge-triggered interrupts. If multiple pins are triggered simultaneously, it is possible to lose one of the events.
- ☒ Consider the case where 2 or more pins from the same port are configured to request edge-triggered interrupts, the same interrupt handler is called no matter which pin of that port was the trigger of the interrupt.
- ☒ If the software does not take steps to clear the flag that triggered the interrupt inside the ISR, then the ISR will be called repeatedly.



Submit

✓ Correct (2/2 points)

### Switch Debouncing

1/1 point (graded)

Consider the general situation of debouncing a switch. In other words, assume the switch bounces up to 2ms after each touch and after each release. While bouncing there may be 0, 1, ..., 10 extra edges.

Which of the following statements is true? Check all that are True

- ☐ A bouncing switch is a malfunctioning switch, good switches don't bounce.
- ☒ A valid debouncing solution is to read a switch, wait an amount of time that the switch is known to bounce and read it again to see if it is in the same state as the first read.
- ☐ Interrupts cannot be used to solve switch debouncing
- ☒ An RTOS solution to debouncing uses semaphores and sleeping



Submit

✓ Correct (1/1 point)

### Priority Scheduler

2/2 points (graded)

Which of the following statements are true about priority-based schedulers?

Check all that are true

- ☐ The priority of a task cannot be changed over the task's lifetime
- ☐ The scheduler in the simple implementation given in Section 4.3.1 assumes that all tasks have unique priorities. In other words, there are no two tasks with the same priority.
- ☐ The scheduler in 4.3.1 maintains the task list in priority order so it takes only one step to find the highest priority task.
- ☒ Priority inversion occurs when a lower priority task temporarily blocks a higher priority task from running due to a shared resource.



Submit

✓ Correct (2/2 points)

### Schedulers

2/2 points (graded)

Please match the following scheduling algorithm with the letter of their corresponding rationale.

Round robin scheduler

B



A. Allows you to apply the **Rate Monitonic Theorem**

Priority scheduler assigning the highest priority to the task with the shortest time left to completion

D



B. This scheduler is good for minimizing average response time across multiple threads.

Priority scheduler assigning priority according to the frequency at which each task runs; assigning the highest priority to the most frequent task

A



C. **Multi-level feedback queue**

Priority scheduler with variable priority, decreasing priority if a task runs to completion

C



D. This scheduler is good for minimizing turnaround time across multiple threads

Submit

✓ Correct (2/2 points)

© All Rights Reserved



© 2016 edX Inc. All rights reserved except where noted. EdX, Open edX and the edX and Open EdX logos are registered trademarks or trademarks of edX Inc.

