






UNIVERSAL BUS





Temporary Register Control Signal





REGISTERS





R0



R1



R2



R3